Epson EPL-N2000 User Manual - Page 130

Parallel B Interface, The parallel B IEEE 1284-I compliant interface connector pin

Page 130 highlights

Parallel B Interface The parallel B (IEEE 1284-I compliant) interface connector pin assignments are shown in the table below. Pin Direction 1 IN 2 IN/OUT 3 IN/OUT 4 IN/OUT 5 IN/OUT 6 IN/OUT 7 IN/OUT 8 IN/OUT 9 IN/OUT 10 OUT 11 OUT 12 OUT 13 OUT 14 IN 15 - 16 - 17 - 18 OUT 19 - 30 31 32 33 34 35 36 - IN OUT - - OUT IN Compatibility nStrobe DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 nACK Busy PError Select nAutoFd NC GND CG Peripheral Logic High GND nlnit nFault GND NC +5V nSelectln Nibble HostClk DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 PtrClk PrtBusy AckDataReq Xflag HostBusy NC GND CG Peripheral Logic High GND nlnit nDataAvail GND NC +5V IEEE1284 Active ECP HostClk DATA1 DATA2 DATA3 DATA4 DATA5 DATA6 DATA7 DATA8 PeriphClk PeriphAck NaCKrEVERSE Xflag HostAck NC GND CG Peripheral Logic High GND nReverseRequest nPeriphRequest GND NC +5V IEEE1284 Active A-6 Specifications

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145

A-6
Specifications
Parallel B Interface
The parallel B (IEEE 1284-I compliant) interface connector pin
assignments are shown in the table below.
Pin
Direction
Compatibility
Nibble
ECP
1
IN
nStrobe
HostClk
HostClk
2
IN/OUT
DATA1
DATA1
DATA1
3
IN/OUT
DATA2
DATA2
DATA2
4
IN/OUT
DATA3
DATA3
DATA3
5
IN/OUT
DATA4
DATA4
DATA4
6
IN/OUT
DATA5
DATA5
DATA5
7
IN/OUT
DATA6
DATA6
DATA6
8
IN/OUT
DATA7
DATA7
DATA7
9
IN/OUT
DATA8
DATA8
DATA8
10
OUT
nACK
PtrClk
PeriphClk
11
OUT
Busy
PrtBusy
PeriphAck
12
OUT
PError
AckDataReq
NaCKrEVERSE
13
OUT
Select
Xflag
Xflag
14
IN
nAutoFd
HostBusy
HostAck
15
NC
NC
NC
16
GND
GND
GND
17
CG
CG
CG
18
OUT
Peripheral
Logic High
Peripheral
Logic High
Peripheral Logic
High
19 - 30
GND
GND
GND
31
IN
nlnit
nlnit
nReverseRequest
32
OUT
nFault
nDataAvail
nPeriphRequest
33
GND
GND
GND
34
NC
NC
NC
35
OUT
+5V
+5V
+5V
36
IN
nSelectln
IEEE1284
Active
IEEE1284 Active