Epson EPL-N1200 Service Manual - Page 135

A.1.1, Main Controller Board C205 MAIN Board, Table A-2., CN1 and 6 Pin Assignments

Page 135 highlights

Appendix A EPL-N1200 Service Manual A.1.1 Main Controller Board (C205 MAIN Board) Table A-2. CN1 and 6 Pin Assignments Pin No. Signal Name 1,39,72 2 3 4 5 6 7 8 9 10,30,59 11,29,46,48,66,71 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 31 32 33 34 35 36 37 38 40 41 42 43 44 45 47 49 Vss DQ0 DQ16 DQ1 DQ17 DQ2 DQ18 DQ3 DQ19 Vcc NC A0 A1 A2 A3 A4 A5 A6 A10 DQ4 DQ20 DQ5 DQ21 DQ6 DQ22 DQ7 DQ23 A7 A8 A9 RAS3 RAS2 MP2 MP0 MP1 MP3 CAS0 CAS2 CAS3 CAS1 RAS0 RAS1 WE DQ8 I/O Description - Ground I/O Data bus bit 0 I/O Data bus bit 16 I/O Data bus bit 1 I/O Data bus bit 17 I/O Data bus bit 2 I/O Data bus bit 18 I/O Data bus bit 3 I/O Data bus bit 19 - +5 VDC - Not connected O Memory address bit 0 O Memory address bit 1 O Memory address bit 2 O Memory address bit 3 O Memory address bit 4 O Memory address bit 5 O Memory address bit 6 O Memory address bit 10 I/O Data bus bit 4 I/O Data bus bit 20 I/O Data bus bit 5 I/O Data bus bit 21 I/O Data bus bit 6 I/O Data bus bit 22 I/O Data bus bit 7 I/O Data bus bit 23 O Memory address bit 7 O Memory address bit 8 O Memory address bit 9 O RAS 3 O RAS 2 - Not used - Not used - Not used - Not used O CAS 0 O CAS 2 O CAS 3 O CAS 1 O RAS 0 O RAS 1 O Write enable I/O Data bus bit 8 A-4 Rev. A

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149

A.1.1
Main Controller Board (C205 MAIN Board)
Table A-2.
CN1 and 6 Pin Assignments
Pin No.
Signal Name
I/O
Description
1,39,72
Vss
Ground
2
DQ0
I/O
Data bus bit 0
3
DQ16
I/O
Data bus bit 16
4
DQ1
I/O
Data bus bit 1
5
DQ17
I/O
Data bus bit 17
6
DQ2
I/O
Data bus bit 2
7
DQ18
I/O
Data bus bit 18
8
DQ3
I/O
Data bus bit 3
9
DQ19
I/O
Data bus bit 19
10,30,59
Vcc
+5 VDC
11,29,46,48,66,71
NC
Not connected
12
A0
O
Memory address bit 0
13
A1
O
Memory address bit 1
14
A2
O
Memory address bit 2
15
A3
O
Memory address bit 3
16
A4
O
Memory address bit 4
17
A5
O
Memory address bit 5
18
A6
O
Memory address bit 6
19
A10
O
Memory address bit 10
20
DQ4
I/O
Data bus bit 4
21
DQ20
I/O
Data bus bit 20
22
DQ5
I/O
Data bus bit 5
23
DQ21
I/O
Data bus bit 21
24
DQ6
I/O
Data bus bit 6
25
DQ22
I/O
Data bus bit 22
26
DQ7
I/O
Data bus bit 7
27
DQ23
I/O
Data bus bit 23
28
A7
O
Memory address bit 7
31
A8
O
Memory address bit 8
32
A9
O
Memory address bit 9
33
RAS3
O
RAS 3
34
RAS2
O
RAS 2
35
MP2
Not used
36
MP0
Not used
37
MP1
Not used
38
MP3
Not used
40
CAS0
O
CAS 0
41
CAS2
O
CAS 2
42
CAS3
O
CAS 3
43
CAS1
O
CAS 1
44
RAS0
O
RAS 0
45
RAS1
O
RAS 1
47
WE
O
Write enable
49
DQ8
I/O
Data bus bit 8
Appendix A
EPL-N1200 Service Manual
A-4
Rev. A