Intel BX80605X3430 Data Sheet - Page 12

Introduction

12

Datasheet, Volume 1

System memory features include:

•

Data burst length of eight for all memory organization modes

•

64-bit wide channels

•

DDR3 I/O Voltage of 1.5 V

•

Maximum memory bandwidth of 10.6 GB/s in single-channel mode or 21 GB/s in

dual-channel mode assuming DDR3 1333 MT/s

•

1-Gb and 2-Gb DDR3 DRAM technologies are supported.

•

Using 2-Gb device technologies, the largest memory capacity possible is 16 GB for

UDIMMs (assuming Dual Channel Mode with a four dual rank unbuffered, non-ECC

DIMM memory configuration), and 32 GB for RDIMMs (assuming

Dual Channel

Mode with a four quad-rank registered DIMM memory configuration

)

•

Up to 64 simultaneous open pages, 32 per channel (assuming 8 ranks of 8 bank

devices)

•

Command launch modes of 1n/2n

• Intel

®

Fast Memory Access (Intel

®

FMA)

—

Just-in-Time Command Scheduling

—

Command Overlap

—

Out-of-Order Scheduling

1.2.2

PCI Express*

•

The processor PCI Express* port(s) are fully-compliant with the

PCI Express Base

Specification, Revision 2.0

.

• Intel

®

Xeon

®

processor 3400 series with the Intel

®

3450 Chipset supports:

—

One 16-lane PCI Express port intended for graphics attach.

—

Two 8-lane PCI Express ports for graphics or I/O.

• Intel

®

Xeon

®

processor 3400 series with the Intel 3420 Chipset supports:

—

One 16-lane PCI Express port intended for graphics or I/O.

—

Two 8-lane PCI Express ports intended for I/O.

—

Four 4-lane PCI Express ports intended for I/O.

• Intel

®

Xeon

®

processor 3400 series with the Intel 3400 Chipset supports:

—

Two 8-lane PCI Express ports intended for I/O.

—

Four 4-lane PCI Express ports intended for I/O.

•

PCI Express port 0 is mapped to PCI Device 3.

•

PCI Express port 1 is mapped to PCI Device 5.

•

The port may negotiate down to narrower widths.

—

Support for x16/x8/x4/x1 widths for a single PCI Express mode.

•

2.5 GT/s and 5.0 GT/s PCI Express frequencies are supported.

•

Either port can be configured independently as 2.5 GT/s or 5.0 GT/s.

•

Raw bit-rate on the data pins of 5.0 GB/s, resulting in a real bandwidth per pair of

500 MB/s given the 8b/10b encoding used to transmit data across this interface.

This also does not account for packet overhead and link maintenance.

•

Maximum theoretical bandwidth on interface of 8 GB/s in each direction

simultaneously, for an aggregate of 16 GB/s for x16.

•

Hierarchical PCI-compliant configuration mechanism for downstream devices.

•

Traditional PCI style traffic (asynchronous snooped, PCI ordering).

Section	Page
1 Introduction	9
1.1 Processor Feature Details	11
1.1.1 Supported Technologies	11
1.2 Interfaces	11
1.2.1 System Memory Support	11
1.2.2 PCI Express*	12
1.2.3 Direct Media Interface (DMI)	13
1.2.4 Platform Environment Control Interface (PECI)	14
1.3 Power Management Support	14
1.3.1 Processor Core	14
1.3.2 System	14
1.3.3 Memory Controller	14
1.3.4 PCI Express*	14
1.4 Thermal Management Support	15
1.5 Package	15
1.6 Terminology	15
1.7 Related Documents	17
2 Interfaces	19
2.1 System Memory Interface	19
2.1.1 System Memory Technology Supported	19
2.1.2 System Memory Timing Support	21
2.1.3 System Memory Organization Modes	21
2.1.3.1 Single-Channel Mode	21
2.1.3.2 Dual-Channel Mode—Intel® Flex Memory Technology Mode	22
2.1.4 Rules for Populating Memory Slots	23
2.1.5 Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)	24
2.1.5.1 Just-in-Time Command Scheduling	24
2.1.5.2 Command Overlap	24
2.1.5.3 Out-of-Order Scheduling	24
2.1.6 System Memory Pre-Charge Power Down Support Details	24
2.2 PCI Express* Interface	25
2.2.1 PCI Express* Architecture	25
2.2.1.1 Transaction Layer	26
2.2.1.2 Data Link Layer	26
2.2.1.3 Physical Layer	26
2.2.2 PCI Express* Configuration Mechanism	27
2.2.3 PCI Express* Ports and Bifurcation	28
2.2.3.1 PCI Express* Bifurcated Mode	28
2.3 Direct Media Interface (DMI)	28
2.3.1 DMI Error Flow	28
2.3.2 Processor/PCH Compatibility Assumptions	28
2.3.3 DMI Link Down	28
2.4 Platform Environment Control Interface (PECI)	29
2.5 Interface Clocking	29
2.5.1 Internal Clocking Requirements	29
3 Technologies	31
3.1 Intel® Virtualization Technology	31
3.1.1 Intel® VT-x Objectives	31
3.1.2 Intel® VT-x Features	31
3.1.3 Intel® VT-d Objectives	32
3.1.4 Intel® VT-d Features	32
3.1.5 Intel® VT-d Features Not Supported	33
3.2 Intel® Trusted Execution Technology (Intel® TXT)	33
3.3 Intel® Hyper-Threading Technology	34
3.4 Intel® Turbo Boost Technology	34
4 Power Management	35
4.1 ACPI States Supported	35
4.1.1 System States	35
4.1.2 Processor Core/Package Idle States	35
4.1.3 Integrated Memory Controller States	35
4.1.4 PCI Express* Link States	36
4.1.5 Interface State Combinations	36
4.2 Processor Core Power Management	36
4.2.1 Enhanced Intel® SpeedStep® Technology	37
4.2.2 Low-Power Idle States	37
4.2.3 Requesting Low-Power Idle States	39
4.2.4 Core C-states	39
4.2.4.1 Core C0 State	40
4.2.4.2 Core C1/C1E State	40
4.2.4.3 Core C3 State	40
4.2.4.4 Core C6 State	40
4.2.4.5 C-State Auto-Demotion	40
4.2.5 Package C-States	41
4.2.5.1 Package C0	42
4.2.5.2 Package C1/C1E	42
4.2.5.3 Package C3 State	43
4.2.5.4 Package C6 State	43
4.3 IMC Power Management	43
4.3.1 Disabling Unused System Memory Outputs	43
4.3.2 DRAM Power Management and Initialization	44
4.3.2.1 Initialization Role of CKE	44
4.3.2.2 Conditional Self-Refresh	44
4.3.2.3 Dynamic Power Down Operation	44
4.3.2.4 DRAM I/O Power Management	45
4.4 PCI Express* Power Management	45
5 Thermal Management	47
6 Signal Description	49
6.1 System Memory Interface	50
6.2 Memory Reference and Compensation	52
6.3 Reset and Miscellaneous Signals	52
6.4 PCI Express* Based Interface Signals	53
6.5 DMI—Processor to PCH Serial Interface	53
6.6 PLL Signals	54
6.7 Intel® Flexible Display Interface Signals	54
6.8 JTAG/ITP Signals	55
6.9 Error and Thermal Protection	56
6.10 Power Sequencing	57
6.11 Processor Core Power Signals	57
6.12 Graphics and Memory Core Power Signals	59
6.13 Ground and NCTF	60
6.14 Processor Internal Pull Up/Pull Down	60
7 Electrical Specifications	61
7.1 Power and Ground Lands	61
7.2 Decoupling Guidelines	61
7.2.1 Voltage Rail Decoupling	61
7.3 Processor Clocking (BCLK[0], BCLK#[0])	62
7.3.1 PLL Power Supply	62
7.4 VCC Voltage Identification (VID)	62
7.5 Reserved or Unused Signals	66
7.6 Signal Groups	66
7.7 Test Access Port (TAP) Connection	69
7.8 Absolute Maximum and Minimum Ratings	69
7.9 DC Specifications	70
7.9.1 Voltage and Current Specifications	70
7.10 Platform Environmental Control Interface (PECI) DC Specifications	77
7.10.1 DC Characteristics	77
7.10.2 Input Device Hysteresis	78
8 Processor Land and Signal Information	79

Intel BX80605X3430 Data Sheet - Page 12

PCI Express

Page 12 highlights