Home » Intel Manuals » Processors » Intel BX80605X3430 » Manual Viewer

Intel BX80605X3430 Data Sheet - Page 72

Notes

UPC - 735858210331

Add to My Manuals
Save this manual to your list of manuals

Page 72 highlights

Electrical Specifications Table 7-7. VCC Static and Transient Tolerance Voltage Deviation from VID Setting 1, 2, 3 ICC (A) VCC_Max (V) 1.40 m VCC_Typ (V) 1.40 m VCC_Min (V) 1.40 m 0 0.000 -0.019 -0.038 5 -0.007 -0.026 -0.045 10 -0.014 -0.033 -0.052 15 -0.021 -0.040 -0.059 20 -0.028 -0.047 -0.066 25 -0.035 -0.054 -0.073 30 -0.042 -0.061 -0.080 35 -0.049 -0.068 -0.087 40 -0.056 -0.075 -0.094 45 -0.063 -0.082 -0.101 50 -0.070 -0.089 -0.108 55 -0.077 -0.096 -0.115 60 -0.084 -0.103 -0.122 65 -0.091 -0.110 -0.129 70 -0.098 -0.117 -0.136 75 -0.105 -0.124 -0.143 80 -0.112 -0.131 -0.150 85 -0.119 -0.138 -0.157 90 -0.126 -0.145 -0.164 95 -0.133 -0.152 -0.171 100 -0.140 -0.159 -0.178 110 -0.147 -0.166 -0.185 Notes: 1. The VCC_MIN and VCC_MAX loadlines represent static and transient limits. 2. This table is intended to aid in reading discrete points on Figure 7-1. 3. The loadlines specify voltage limits at the die measured at the VCC_SENSE and VSS_SENSE lands. Voltage regulation feedback for voltage regulator circuits must also be taken from processor VCC_SENSE and VSS_SENSE lands. Refer to the Voltage Regulator Down (VRD) 11.1 Design Guidelines for socket load line guidelines and VR implementation. 72 Datasheet, Volume 1

Section	Page
1 Introduction	9
1.1 Processor Feature Details	11
1.1.1 Supported Technologies	11
1.2 Interfaces	11
1.2.1 System Memory Support	11
1.2.2 PCI Express*	12
1.2.3 Direct Media Interface (DMI)	13
1.2.4 Platform Environment Control Interface (PECI)	14
1.3 Power Management Support	14
1.3.1 Processor Core	14
1.3.2 System	14
1.3.3 Memory Controller	14
1.3.4 PCI Express*	14
1.4 Thermal Management Support	15
1.5 Package	15
1.6 Terminology	15
1.7 Related Documents	17
2 Interfaces	19
2.1 System Memory Interface	19
2.1.1 System Memory Technology Supported	19
2.1.2 System Memory Timing Support	21
2.1.3 System Memory Organization Modes	21
2.1.3.1 Single-Channel Mode	21
2.1.3.2 Dual-Channel Mode—Intel® Flex Memory Technology Mode	22
2.1.4 Rules for Populating Memory Slots	23
2.1.5 Technology Enhancements of Intel® Fast Memory Access (Intel® FMA)	24
2.1.5.1 Just-in-Time Command Scheduling	24
2.1.5.2 Command Overlap	24
2.1.5.3 Out-of-Order Scheduling	24
2.1.6 System Memory Pre-Charge Power Down Support Details	24
2.2 PCI Express* Interface	25
2.2.1 PCI Express* Architecture	25
2.2.1.1 Transaction Layer	26
2.2.1.2 Data Link Layer	26
2.2.1.3 Physical Layer	26
2.2.2 PCI Express* Configuration Mechanism	27
2.2.3 PCI Express* Ports and Bifurcation	28
2.2.3.1 PCI Express* Bifurcated Mode	28
2.3 Direct Media Interface (DMI)	28
2.3.1 DMI Error Flow	28
2.3.2 Processor/PCH Compatibility Assumptions	28
2.3.3 DMI Link Down	28
2.4 Platform Environment Control Interface (PECI)	29
2.5 Interface Clocking	29
2.5.1 Internal Clocking Requirements	29
3 Technologies	31
3.1 Intel® Virtualization Technology	31
3.1.1 Intel® VT-x Objectives	31
3.1.2 Intel® VT-x Features	31
3.1.3 Intel® VT-d Objectives	32
3.1.4 Intel® VT-d Features	32
3.1.5 Intel® VT-d Features Not Supported	33
3.2 Intel® Trusted Execution Technology (Intel® TXT)	33
3.3 Intel® Hyper-Threading Technology	34
3.4 Intel® Turbo Boost Technology	34
4 Power Management	35
4.1 ACPI States Supported	35
4.1.1 System States	35
4.1.2 Processor Core/Package Idle States	35
4.1.3 Integrated Memory Controller States	35
4.1.4 PCI Express* Link States	36
4.1.5 Interface State Combinations	36
4.2 Processor Core Power Management	36
4.2.1 Enhanced Intel® SpeedStep® Technology	37
4.2.2 Low-Power Idle States	37
4.2.3 Requesting Low-Power Idle States	39
4.2.4 Core C-states	39
4.2.4.1 Core C0 State	40
4.2.4.2 Core C1/C1E State	40
4.2.4.3 Core C3 State	40
4.2.4.4 Core C6 State	40
4.2.4.5 C-State Auto-Demotion	40
4.2.5 Package C-States	41
4.2.5.1 Package C0	42
4.2.5.2 Package C1/C1E	42
4.2.5.3 Package C3 State	43
4.2.5.4 Package C6 State	43
4.3 IMC Power Management	43
4.3.1 Disabling Unused System Memory Outputs	43
4.3.2 DRAM Power Management and Initialization	44
4.3.2.1 Initialization Role of CKE	44
4.3.2.2 Conditional Self-Refresh	44
4.3.2.3 Dynamic Power Down Operation	44
4.3.2.4 DRAM I/O Power Management	45
4.4 PCI Express* Power Management	45
5 Thermal Management	47
6 Signal Description	49
6.1 System Memory Interface	50
6.2 Memory Reference and Compensation	52
6.3 Reset and Miscellaneous Signals	52
6.4 PCI Express* Based Interface Signals	53
6.5 DMI—Processor to PCH Serial Interface	53
6.6 PLL Signals	54
6.7 Intel® Flexible Display Interface Signals	54
6.8 JTAG/ITP Signals	55
6.9 Error and Thermal Protection	56
6.10 Power Sequencing	57
6.11 Processor Core Power Signals	57
6.12 Graphics and Memory Core Power Signals	59
6.13 Ground and NCTF	60
6.14 Processor Internal Pull Up/Pull Down	60
7 Electrical Specifications	61
7.1 Power and Ground Lands	61
7.2 Decoupling Guidelines	61
7.2.1 Voltage Rail Decoupling	61
7.3 Processor Clocking (BCLK[0], BCLK#[0])	62
7.3.1 PLL Power Supply	62
7.4 VCC Voltage Identification (VID)	62
7.5 Reserved or Unused Signals	66
7.6 Signal Groups	66
7.7 Test Access Port (TAP) Connection	69
7.8 Absolute Maximum and Minimum Ratings	69
7.9 DC Specifications	70
7.9.1 Voltage and Current Specifications	70
7.10 Platform Environmental Control Interface (PECI) DC Specifications	77
7.10.1 DC Characteristics	77
7.10.2 Input Device Hysteresis	78
8 Processor Land and Signal Information	79

Match case Limit results 1 per page

Electrical Specifications

Datasheet, Volume 1

Notes:

The V

CC_MIN

and V

CC_MAX

loadlines represent static and transient limits.

This table is intended to aid in reading discrete points on

Figure 7-1

The loadlines specify voltage limits at the die measured at the VCC_SENSE and VSS_SENSE lands. Voltage

regulation feedback for voltage regulator circuits must also be taken from processor VCC_SENSE and

VSS_SENSE lands. Refer to the

Voltage Regulator Down (VRD) 11.1 Design Guidelines

for socket load line

guidelines and VR implementation.

Table 7-7.

Static and Transient Tolerance

(A)

Voltage Deviation from VID Setting

1, 2, 3

CC_Max

(V)

1.40 m



CC_Typ

(V)

1.40 m



CC_Min

(V)

1.40 m



0.000

-0.019

-0.038

-0.007

-0.026

-0.045

-0.014

-0.033

-0.052

-0.021

-0.040

-0.059

-0.028

-0.047

-0.066

-0.035

-0.054

-0.073

-0.042

-0.061

-0.080

-0.049

-0.068

-0.087

-0.056

-0.075

-0.094

-0.063

-0.082

-0.101

-0.070

-0.089

-0.108

-0.077

-0.096

-0.115

-0.084

-0.103

-0.122

-0.091

-0.110

-0.129

-0.098

-0.117

-0.136

-0.105

-0.124

-0.143

-0.112

-0.131

-0.150

-0.119

-0.138

-0.157

-0.126

-0.145

-0.164

-0.133

-0.152

-0.171

100

-0.140

-0.159

-0.178

110

-0.147

-0.166

-0.185