Intel P8700 Data Sheet - Page 30
FSB Signal Groups, Table 4., FSB Pin Groups
![]() |
UPC - 735858206174
View all Intel P8700 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 30 highlights
Electrical Specifications 3.7 Table 4. FSB Signal Groups The FSB signals have been combined into groups by buffer type in the following sections. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving. With the implementation of a source-synchronous data bus, two sets of timing parameters are specified. One set is for common clock signals, which are dependent upon the rising edge of BCLK0 (ADS#, HIT#, HITM#, etc.), and the second set is for the source-synchronous signals which are relative to their respective strobe lines (data and address) as well as the rising edge of BCLK0. Asychronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle. Table 4 identifies which signals are common clock, source synchronous, and asynchronous. FSB Pin Groups Signal Group Type AGTL+ Common Synchronous to Clock Input BCLK[1:0] AGTL+ Common Synchronous to Clock I/O BCLK[1:0] Signals1 BPRI#, DEFER#, PREQ#5, RESET#, RS[2:0]#, TRDY# ADS#, BNR#, BPM[3:0]#3, BR0#, DBSY#, DRDY#, HIT#, HITM#, LOCK#, PRDY#3, DPWR# AGTL+ Source Synchronous I/O Synchronous to assoc. strobe Signals Associated Strobe REQ[4:0]#, A[16:3]# ADSTB[0]# A[35:17]# ADSTB[1]# D[15:0]#, DINV0# D[31:16]#, DINV1# DSTBP0#, DSTBN0# DSTBP1#, DSTBN1# D[47:32]#, DINV2# D[63:48]#, DINV3# DSTBP2#, DSTBN2# DSTBP3#, DSTBN3# AGTL+ Strobes CMOS Input Open Drain Output Open Drain I/O CMOS Output CMOS Input Open Drain Output FSB Clock Power/Other Synchronous to BCLK[1:0] Asynchronous ADSTB[1:0]#, DSTBP[3:0]#, DSTBN[3:0]# A20M#, DPRSTP#, DPSLP#, IGNNE#, INIT#, LINT0/ INTR, LINT1/NMI, PWRGOOD, SMI#, SLP#, STPCLK# Asynchronous FERR#, IERR#, THERMTRIP# Asynchronous PROCHOT#4 Asynchronous PSI#, VID[6:0], BSEL[2:0] Synchronous to TCK TCK, TDI, TMS, TRST# Synchronous to TCK TDO Clock BCLK[1:0] COMP[3:0], DBR#2, GTLREF, RSVD, TEST2, TEST1, THERMDA, THERMDC, VCC, VCCA, VCCP, VCC_SENSE, VSS, VSS_SENSE NOTES:See next page 30 Datasheet
![](/manual_guide/products/intel-p8700-data-sheet-5c6c5f4/30.png)