Intel P8700 Data Sheet - Page 36

Symbol, Parameter, Notes

Page 36 highlights

Electrical Specifications Table 8. Voltage and Current Specifications for the Dual-Core, Low-Power Standard-Voltage Processors (25 W) in Standard Package Symbol IAH, ISGNT ISLP IDSLP IDPRSLP IDC4 IPPWDN dICC/DT ICCA ICCP Parameter ICC Auto-Halt & Stop-Grant HFM SuperLFM ICC Sleep HFM SuperLFM ICC Deep Sleep HFM SuperLFM ICC Deeper Sleep ICC Intel Enhanced Deeper Sleep ICC Deep Power Down Technology State (C6) VCC Power Supply Current Slew Rate at Processor Package Pin ICC for VCCA Supply ICCC for VCCP Supply before VCC Stable ICC for VCCP Supply after VCC Stable Min - - Typ - - Max Unit Notes 15.3 10.5 A 3, 4, 10 14.6 10.3 A 3, 4, 10 12.9 9.8 7.3 6.7 4.3 A 3, 4, 10 A 3, 4 A 3, 4 A 3, 4 600 mA/µs 5, 7 130 mA 4.5 A 8 2.5 A 9 NOTES:. 1. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Intel Thermal Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt State). 2. The voltage specifications are assumed to be measured across VCC_SENSE and VSS_SENSE pins at socket with a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled in the scope probe. 3. Specified at 105 °C TJ. 4. Specified at the nominal VCC. 5. Measured at the bulk capacitors on the motherboard. 6. VCC,BOOT tolerance shown in Figure 4 and Figure 5. 7. Based on simulations and averaged over the duration of any change in current. Specified by design/ characterization at nominal VCC. Not 100% tested. 8. This is a power-up peak current specification that is applicable when VCCP is high and VCC_CORE is low. 9. This is a steady-state ICCcurrent specification that is applicable when both VCCP and VCC_CORE are high. 10. Processor ICC requirements in Intel Dynamic Acceleration Technology mode are lesser than ICC in HFM 11. The maximum delta between Intel Enhanced Deeper Sleep and LFM on the processor will be lesser than or equal to 300 mV. 12. Instantaneous current ICC_CORE_INST of 49 A has to be sustained for short time (tINST) of 35 µs. Average current will be less than maximum specified ICCDES. VR OCP threshold should be high enough to support current levels described herein. 36 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113

Electrical Specifications
36
Datasheet
NOTES:
.
1.
Each processor is programmed with a maximum valid voltage identification value (VID), which is set at
manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing
such that two processors at the same frequency may have different settings within the VID range. Note
that this differs from the VID employed by the processor during a power management event (Intel Thermal
Monitor 2, Enhanced Intel SpeedStep Technology, or Enhanced Halt State).
2.
The voltage specifications are assumed to be measured across V
CC_SENSE
and V
SS_SENSE
pins at socket with
a 100-MHz bandwidth oscilloscope, 1.5-pF maximum probe capacitance, and 1-M
Ω
minimum impedance.
The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from
the system is not coupled in the scope probe.
3.
Specified at 105 °C T
J
.
4.
Specified at the nominal V
CC
.
5.
Measured at the bulk capacitors on the motherboard.
6.
V
CC,BOOT
tolerance shown in
Figure 4
and
Figure 5
.
7.
Based on simulations and averaged over the duration of any change in current. Specified by design/
characterization at nominal V
CC
. Not 100% tested.
8.
This is a power-up peak current specification that is applicable when V
CCP
is high and V
CC_CORE
is low.
9.
This is a steady-state I
CC
current specification that is applicable when both V
CCP
and V
CC_CORE
are high.
10.
Processor I
CC
requirements in Intel Dynamic Acceleration Technology mode are lesser than I
CC
in HFM
11.
The maximum delta between Intel Enhanced Deeper Sleep and LFM on the processor will be lesser than or
equal to 300 mV.
12.
Instantaneous current I
CC_CORE_INST
of 49 A has to be sustained for short time (t
INST
) of 35 μs. Average
current will be less than maximum specified I
CCDES
. VR OCP threshold should be high enough to support
current levels described herein.
I
AH,
I
SGNT
I
CC
Auto-Halt & Stop-Grant
HFM
SuperLFM
15.3
10.5
A
3, 4, 10
I
SLP
I
CC
Sleep
HFM
SuperLFM
14.6
10.3
A
3, 4, 10
I
DSLP
I
CC
Deep Sleep
HFM
SuperLFM
12.9
9.8
A
3, 4, 10
I
DPRSLP
I
CC
Deeper Sleep
7.3
A
3, 4
I
DC4
I
CC
Intel Enhanced Deeper Sleep
6.7
A
3, 4
I
PPWDN
I
CC
Deep Power Down Technology State (C6)
4.3
A
3, 4
dI
CC/DT
V
CC
Power Supply Current Slew Rate at Processor
Package Pin
600
mA/μs
5, 7
I
CCA
I
CC
for V
CCA
Supply
130
mA
I
CCP
I
CC
C
for V
CCP
Supply before V
CC
Stable
I
CC
for V
CCP
Supply after V
CC
Stable
4.5
2.5
A
A
8
9
Table 8.
Voltage and Current Specifications for the Dual-Core, Low-Power
Standard-Voltage Processors (25 W) in Standard Package
Symbol
Parameter
Min
Typ
Max
Unit
Notes