Intel 521 Data Sheet - Page 48

Land Name, Signal Buffer, Direction

Page 48 highlights

Land Listing and Signal Descriptions Table 4-1. Alphabetical Land Assignments Land Name ITP_CLK1 LINT0 LINT1 LL_ID0 LL_ID1 LOCK# MCERR# MSID0 MSID1 PROCHOT# PWRGOOD REQ0# REQ1# REQ2# REQ3# REQ4# RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED RESERVED Land Signal Buffer # Type Direction AJ3 TAP Input K1 Asynch GTL+ Input L1 Asynch GTL+ Input V2 Power/Other Output AA2 Power/Other Output C3 Common Clock Input/Output AB3 Common Clock Input/Output W1 Power/Other Output V1 Power/Other Output AL2 Asynch GTL+ Input/Output N1 Power/Other Input K4 Source Synch Input/Output J5 Source Synch Input/Output M6 Source Synch Input/Output K6 Source Synch Input/Output J6 Source Synch Input/Output A20 AC4 AE3 AE4 AE6 AH2 C9 D1 D14 D16 E23 E24 E5 E6 E7 F23 F29 F6 G10 B13 J3 N4 N5 P5 Table 4-1. Alphabetical Land Assignments Land Name RESERVED RESERVED RESERVED RESERVED RESET# RS0# RS1# RS2# RSP# SKTOCC# SMI# STPCLK# TCK TDI TDO TESTHI0 TESTHI1 TESTHI2 TESTHI3 TESTHI4 TESTHI5 TESTHI6 TESTHI7 TESTHI8 TESTHI9 TESTHI10 TESTHI11 TESTHI12 TESTHI13 THERMDA THERMDC THERMTRIP# TMS TRDY# TRST# VCC VCC VCC VCC VCC Land Signal Buffer # Type Direction Y3 D23 AK6 G6 G23 Common Clock B3 Common Clock F5 Common Clock A3 Common Clock H4 Common Clock AE8 Power/Other P2 Asynch GTL+ M3 Asynch GTL+ AE1 TAP AD1 TAP AF1 TAP F26 Power/Other W3 Power/Other F25 Power/Other G25 Power/Other G27 Power/Other G26 Power/Other G24 Power/Other F24 Power/Other G3 Power/Other G4 Power/Other H5 Power/Other P1 Power/Other W2 Power/Other L2 Asynch GTL+ AL1 Power/Other AK1 Power/Other M2 Asynch GTL+ AC1 TAP E3 Common Clock AG1 TAP AA8 Power/Other AB8 Power/Other AC23 Power/Other AC24 Power/Other AC25 Power/Other Input Input Input Input Input Output Input Input Input Input Output Input Input Input Input Input Input Input Input Input Input Input Input Input Input Output Input Input Input 48 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96

Land Listing and Signal Descriptions
48
Datasheet
ITP_CLK1
AJ3
TAP
Input
LINT0
K1
Asynch GTL+
Input
LINT1
L1
Asynch GTL+
Input
LL_ID0
V2
Power/Other
Output
LL_ID1
AA2
Power/Other
Output
LOCK#
C3
Common Clock
Input/Output
MCERR#
AB3
Common Clock
Input/Output
MSID0
W1
Power/Other
Output
MSID1
V1
Power/Other
Output
PROCHOT#
AL2
Asynch GTL+
Input/Output
PWRGOOD
N1
Power/Other
Input
REQ0#
K4
Source Synch
Input/Output
REQ1#
J5
Source Synch
Input/Output
REQ2#
M6
Source Synch
Input/Output
REQ3#
K6
Source Synch
Input/Output
REQ4#
J6
Source Synch
Input/Output
RESERVED
A20
RESERVED
AC4
RESERVED
AE3
RESERVED
AE4
RESERVED
AE6
RESERVED
AH2
RESERVED
C9
RESERVED
D1
RESERVED
D14
RESERVED
D16
RESERVED
E23
RESERVED
E24
RESERVED
E5
RESERVED
E6
RESERVED
E7
RESERVED
F23
RESERVED
F29
RESERVED
F6
RESERVED
G10
RESERVED
B13
RESERVED
J3
RESERVED
N4
RESERVED
N5
RESERVED
P5
Table 4-1. Alphabetical Land
Assignments
Land Name
Land
#
Signal Buffer
Type
Direction
RESERVED
Y3
RESERVED
D23
RESERVED
AK6
RESERVED
G6
RESET#
G23
Common Clock
Input
RS0#
B3
Common Clock
Input
RS1#
F5
Common Clock
Input
RS2#
A3
Common Clock
Input
RSP#
H4
Common Clock
Input
SKTOCC#
AE8
Power/Other
Output
SMI#
P2
Asynch GTL+
Input
STPCLK#
M3
Asynch GTL+
Input
TCK
AE1
TAP
Input
TDI
AD1
TAP
Input
TDO
AF1
TAP
Output
TESTHI0
F26
Power/Other
Input
TESTHI1
W3
Power/Other
Input
TESTHI2
F25
Power/Other
Input
TESTHI3
G25
Power/Other
Input
TESTHI4
G27
Power/Other
Input
TESTHI5
G26
Power/Other
Input
TESTHI6
G24
Power/Other
Input
TESTHI7
F24
Power/Other
Input
TESTHI8
G3
Power/Other
Input
TESTHI9
G4
Power/Other
Input
TESTHI10
H5
Power/Other
Input
TESTHI11
P1
Power/Other
Input
TESTHI12
W2
Power/Other
Input
TESTHI13
L2
Asynch GTL+
Input
THERMDA
AL1
Power/Other
THERMDC
AK1
Power/Other
THERMTRIP#
M2
Asynch GTL+
Output
TMS
AC1
TAP
Input
TRDY#
E3
Common Clock
Input
TRST#
AG1
TAP
Input
VCC
AA8
Power/Other
VCC
AB8
Power/Other
VCC
AC23
Power/Other
VCC
AC24
Power/Other
VCC
AC25
Power/Other
Table 4-1. Alphabetical Land
Assignments
Land Name
Land
#
Signal Buffer
Type
Direction