Intel 521 Data Sheet - Page 61

TESTHI1, Power/Other, Input, Source Synch, Input/Output, BOOTSELECT, RESERVED, LL_ID1, Output,

Page 61 highlights

Land Listing and Signal Descriptions Table 4-2. Numerical Land Assignment Land # W3 W4 W5 W6 W7 W8 W23 W24 W25 W26 W27 W28 W29 W30 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y23 Y24 Y25 Y26 Y27 Y28 Y29 Y30 AA2 AA3 AA4 AA5 AA6 AA7 AA8 AA23 AA24 AA25 AA26 Land Name TESTHI1 VSS A16# A18# VSS VCC VCC VCC VCC VCC VCC VCC VCC VCC BOOTSELECT VSS RESERVED A20# VSS A19# VSS VCC VCC VCC VCC VCC VCC VCC VCC VCC LL_ID1 VSS A21# A23# VSS VSS VCC VSS VSS VSS VSS Signal Buffer Type Direction Power/Other Input Power/Other Source Synch Input/Output Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Input Power/Other Source Synch Input/Output Power/Other Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Output Power/Other Source Synch Input/Output Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Table 4-2. Numerical Land Assignment Land # AA27 AA28 AA29 AA30 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB23 AB24 AB25 AB26 AB27 AB28 AB29 AB30 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC23 AC24 AC25 AC26 AC27 AC28 AC29 AC30 AD1 AD2 AD3 AD4 AD5 Land Name VSS VSS VSS VSS VSS IERR# MCERR# A26# A24# A17# VSS VCC VSS VSS VSS VSS VSS VSS VSS VSS TMS DBR# VSS RESERVED A25# VSS VSS VCC VCC VCC VCC VCC VCC VCC VCC VCC TDI BPM2# BINIT# VSS ADSTB1# Signal Buffer Type Direction Power/Other Power/Other Power/Other Power/Other Power/Other Asynch GTL+ Output Common Clock Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other TAP Input Power/Other Output Power/Other Source Synch Input/Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other TAP Input Common Clock Input/Output Common Clock Input/Output Power/Other Source Synch Input/Output Datasheet 61

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96

Land Listing and Signal Descriptions
Datasheet
61
W3
TESTHI1
Power/Other
Input
W4
VSS
Power/Other
W5
A16#
Source Synch
Input/Output
W6
A18#
Source Synch
Input/Output
W7
VSS
Power/Other
W8
VCC
Power/Other
W23
VCC
Power/Other
W24
VCC
Power/Other
W25
VCC
Power/Other
W26
VCC
Power/Other
W27
VCC
Power/Other
W28
VCC
Power/Other
W29
VCC
Power/Other
W30
VCC
Power/Other
Y1
BOOTSELECT
Power/Other
Input
Y2
VSS
Power/Other
Y3
RESERVED
Y4
A20#
Source Synch
Input/Output
Y5
VSS
Power/Other
Y6
A19#
Source Synch
Input/Output
Y7
VSS
Power/Other
Y8
VCC
Power/Other
Y23
VCC
Power/Other
Y24
VCC
Power/Other
Y25
VCC
Power/Other
Y26
VCC
Power/Other
Y27
VCC
Power/Other
Y28
VCC
Power/Other
Y29
VCC
Power/Other
Y30
VCC
Power/Other
AA2
LL_ID1
Power/Other
Output
AA3
VSS
Power/Other
AA4
A21#
Source Synch
Input/Output
AA5
A23#
Source Synch
Input/Output
AA6
VSS
Power/Other
AA7
VSS
Power/Other
AA8
VCC
Power/Other
AA23
VSS
Power/Other
AA24
VSS
Power/Other
AA25
VSS
Power/Other
AA26
VSS
Power/Other
Table 4-2. Numerical Land Assignment
Land
#
Land Name
Signal Buffer
Type
Direction
AA27
VSS
Power/Other
AA28
VSS
Power/Other
AA29
VSS
Power/Other
AA30
VSS
Power/Other
AB1
VSS
Power/Other
AB2
IERR#
Asynch GTL+
Output
AB3
MCERR#
Common Clock
Input/Output
AB4
A26#
Source Synch
Input/Output
AB5
A24#
Source Synch
Input/Output
AB6
A17#
Source Synch
Input/Output
AB7
VSS
Power/Other
AB8
VCC
Power/Other
AB23
VSS
Power/Other
AB24
VSS
Power/Other
AB25
VSS
Power/Other
AB26
VSS
Power/Other
AB27
VSS
Power/Other
AB28
VSS
Power/Other
AB29
VSS
Power/Other
AB30
VSS
Power/Other
AC1
TMS
TAP
Input
AC2
DBR#
Power/Other
Output
AC3
VSS
Power/Other
AC4
RESERVED
AC5
A25#
Source Synch
Input/Output
AC6
VSS
Power/Other
AC7
VSS
Power/Other
AC8
VCC
Power/Other
AC23
VCC
Power/Other
AC24
VCC
Power/Other
AC25
VCC
Power/Other
AC26
VCC
Power/Other
AC27
VCC
Power/Other
AC28
VCC
Power/Other
AC29
VCC
Power/Other
AC30
VCC
Power/Other
AD1
TDI
TAP
Input
AD2
BPM2#
Common Clock
Input/Output
AD3
BINIT#
Common Clock
Input/Output
AD4
VSS
Power/Other
AD5
ADSTB1#
Source Synch
Input/Output
Table 4-2. Numerical Land Assignment
Land
#
Land Name
Signal Buffer
Type
Direction