Intel E3300 Data Sheet - Page 18

DC Voltage and Current Specification - e3200

Get Intel E3300 PDF manuals and user guides View all Intel E3300 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 18 highlights

Electrical Specifications 2.6.2 DC Voltage and Current Specification Table 4. Voltage and Current Specifications Symbol Parameter Min Typ Max Unit Notes2, 10 VID Range Core VCC VCC_BOOT VCCPLL ICC VTT VID 0.8500 - 1.3625 V 1 Processor Number (1 MB Cache): E3500 E3400 E3300 E3200 VCC for 775_VR_CONFIG_06: 2.70 GHz 2.60 GHz 2.50 GHz 2.40 GHz Refer to Table 5, Figure 1 V 3, 4, 5 Default VCC voltage for initial power up PLL VCC Processor Number (1 MB Cache): VCC for 775_VR_CONFIG_06: E3500 2.70 GHz E3400 2.60 GHz E3300 2.50 GHz E3200 2.40 GHz - - 5% - 1.10 1.50 - + 5% 75 - 75 75 75 V V A6 FSB termination voltage (DC + AC specifications) on Intel 3 series Chipset family boards on Intel 4 series Chipset family boards 1.045 1.14 1.1 1.155 V 7, 8 1.2 1.26 VTT_OUT_LEFT and VTT_OUT_RIGHT ICC ITT ICC_VCCPLL ICC_GTLREF DC Current that may be drawn from VTT_OUT_LEFT and VTT_OUT_RIGHT per land ICC for VTT supply before VCC stable ICC for VTT supply after VCC stable ICC for PLL land ICC for GTLREF - - 580 mA 4.5 - - A9 4.6 - - 130 mA - - 200 µA NOTES: 1. Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and can not be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Thermal Monitor 2, Enhanced Intel SpeedStep® technology, or Extended HALT State). 2. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date. 3. These voltages are targets only. A variable voltage source should exist on systems in the event that a different voltage is required. See Section 2.3 and Table 2 for more information. 4. The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE lands at the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1 M minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe. 18 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
Electrical Specifications
18
Datasheet
2.6.2
DC Voltage and Current Specification
NOTES:
1.
Each processor is programmed with a maximum valid voltage identification value (VID)
that is set at manufacturing and can not be altered. Individual maximum VID values are
calibrated during manufacturing such that two processors at the same frequency may have
different settings within the VID range. Note that this differs from the VID employed by the
processor during a power management event (Thermal Monitor 2, Enhanced Intel
SpeedStep
®
technology, or Extended HALT State).
2.
Unless otherwise noted, all specifications in this table are based on estimates and
simulations or empirical data. These specifications will be updated with characterized data
from silicon measurements at a later date.
3.
These voltages are targets only. A variable voltage source should exist on systems in the
event that a different voltage is required. See
Section 2.3
and
Table 2
for more
information.
4.
The voltage specification requirements are measured across VCC_SENSE and VSS_SENSE
lands at the socket with a 100 MHz bandwidth oscilloscope, 1.5 pF maximum probe
capacitance, and 1 M
minimum impedance. The maximum length of ground wire on the
probe should be less than 5 mm. Ensure external noise from the system is not coupled into
the oscilloscope probe.
Table 4.
Voltage and Current Specifications
Symbol
Parameter
Min
Typ
Max
Unit
Notes
2, 10
VID Range
VID
0.8500
—
1.3625
V
1
Core V
CC
Processor Number
(1 MB Cache):
E3500
E3400
E3300
E3200
V
CC
for
775_VR_CONFIG_06:
2.70 GHz
2.60 GHz
2.50 GHz
2.40 GHz
Refer to
Table 5
,
Figure 1
V
3, 4, 5
V
CC_BOOT
Default V
CC
voltage for initial power up
—
1.10
—
V
V
CCPLL
PLL V
CC
- 5%
1.50
+ 5%
V
I
CC
Processor Number
(1 MB Cache):
E3500
E3400
E3300
E3200
V
CC
for
775_VR_CONFIG_06:
2.70 GHz
2.60 GHz
2.50 GHz
2.40 GHz
—
—
75
75
75
75
A
6
V
TT
FSB termination
voltage
(DC + AC
specifications)
on Intel 3 series
Chipset family boards
1.045
1.1
1.155
V
7, 8
on Intel 4 series
Chipset family boards
1.14
1.2
1.26
VTT_OUT_LEFT
and
VTT_OUT_RIGHT
I
CC
DC Current that may be drawn from
VTT_OUT_LEFT and VTT_OUT_RIGHT per
land
—
—
580
mA
I
TT
I
CC
for V
TT
supply before V
CC
stable
I
CC
for V
TT
supply after V
CC
stable
—
—
4.5
4.6
A
9
I
CC_VCCPLL
I
CC
for PLL land
—
—
130
mA
I
CC_GTLREF
I
CC
for GTLREF
—
—
200
μA