Intel E3300 Data Sheet - Page 73

Table 24., Signal Description, Sheet 10 of 10

Get Intel E3300 PDF manuals and user guides View all Intel E3300 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 73 highlights

Land Listing and Signal Descriptions Table 24. Signal Description (Sheet 10 of 10) Name Type Description VID[7:0] VID_SELECT VRDSEL VSS VSSA VSS_SENSE VSS_MB_ REGULATION VTT VTT_OUT_LEFT VTT_OUT_RIGHT VTT_SEL Output The VID (Voltage ID) signals are used to support automatic selection of power supply voltages (VCC). Refer to the Voltage Regulator Design Guide for more information. The voltage supply for these signals must be valid before the VR can supply VCC to the processor. Conversely, the VR output must be disabled until the voltage supply for the VID signals becomes valid. The VID signals are needed to support the processor voltage specification variations. See Table 2 for definitions of these signals. The VR must supply the voltage that is requested by the signals, or disable itself. This land is tied high on the processor package and is used by the Output VR to choose the proper VID table. Refer to the Voltage Regulator Design Guide for more information. Input Input This input should be left as a no connect in order for the processor to boot. The processor will not boot on legacy platforms where this land is connected to VSS. VSS are the ground pins for the processor and should be connected to the system ground plane. Input VSSA provides isolated ground for internal PLLs on previous generation processors. It may be left as a No-Connect on boards supporting the processor. VSS_SENSE is an isolated low impedance connection to processor Output core VSS. It can be used to sense or measure ground near the silicon with little noise. Output This land is provided as a voltage regulator feedback sense point for VSS. It is connected internally in the processor package to the sense point land V27 as described in the Voltage Regulator Design Guide. Miscellaneous voltage supply. The VTT_OUT_LEFT and VTT_OUT_RIGHT signals are included to Output provide a voltage supply for some signals that require termination to VTT on the motherboard. The VTT_SEL signal is used to select the correct VTT voltage level Output for the processor. This land is connected internally in the package to VSS. 73 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
Land Listing and Signal Descriptions
73
Datasheet
VID[7:0]
Output
The VID (Voltage ID) signals are used to support automatic
selection of power supply voltages (V
CC
). Refer to the
Voltage
Regulator Design Guide
for more information. The voltage supply
for these signals must be valid before the VR can supply V
CC
to the
processor. Conversely, the VR output must be disabled until the
voltage supply for the VID signals becomes valid. The VID signals
are needed to support the processor voltage specification
variations. See
Table 2
for definitions of these signals. The VR must
supply the voltage that is requested by the signals, or disable itself.
VID_SELECT
Output
This land is tied high on the processor package and is used by the
VR to choose the proper VID table. Refer to the
Voltage Regulator
Design Guide
for more information.
VRDSEL
Input
This input should be left as a no connect in order for the processor
to boot. The processor will not boot on legacy platforms where this
land is connected to V
SS
.
VSS
Input
VSS are the ground pins for the processor and should be connected
to the system ground plane.
VSSA
Input
VSSA provides isolated ground for internal PLLs on previous
generation processors. It may be left as a No-Connect on boards
supporting the processor.
VSS_SENSE
Output
VSS_SENSE is an isolated low impedance connection to processor
core V
SS
. It can be used to sense or measure ground near the
silicon with little noise.
VSS_MB_
REGULATION
Output
This land is provided as a voltage regulator feedback sense point
for V
SS
. It is connected internally in the processor package to the
sense point land V27 as described in the
Voltage Regulator Design
Guide.
VTT
Miscellaneous voltage supply.
VTT_OUT_LEFT
VTT_OUT_RIGHT
Output
The VTT_OUT_LEFT and VTT_OUT_RIGHT signals are included to
provide a voltage supply for some signals that require termination
to V
TT
on the motherboard.
VTT_SEL
Output
The VTT_SEL signal is used to select the correct V
TT
voltage level
for the processor. This land is connected internally in the package
to V
SS
.
Table 24.
Signal Description
(Sheet 10 of 10)
Name
Type
Description