Dell PowerVault 56F Dell PowerVault 56F 16-Port Fibre Channel Switch Inst - Page 104

Port Register Test, centralMemoryTest, Central Memory Test, cmiTest, checksum

Page 104 highlights

Pressing while the Port Register Test window is selected displays a reminder to take the switch offline if it is not offline. If the message is displayed, take the switch offline. Pressing starts the test, which checks the switch's ASIC registers. The ports tested are ports 0 through 15. If the test is successful, the window displays . An error message would look similar to the following example: The centralMemoryTest verifies that the central memory in each Loom ASIC is functioning correctly by checking the following: The built-in-self-repair (BISR) circuit in each loom chip does not report failure to repair bad cells. The data cells can be uniquely written and read correctly (data write/read test). The data in any ASIC can be read from any other ASIC (loom connection test). Bad parity can be detected and flagged in the error register and interrupt posted (buffer number error test). Chip number error can be detected and flagged in the error register and interrupt posted (chip number error test). Pressing while Central Memory Test is selected displays a reminder to take the switch offline, if it is not offline. If the message is displayed, take the switch offline. If the switch passes the test, is displayed. An error message would look similar to the following example: The cmiTest verifies that control messages can be correctly sent from any ASIC to any ASIC. It also tests that the checksum check is OK. The switch must be offline. An error message would look similar to the following example: 5-6 Installation and Troubleshooting Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172

5-6
Installation and Troubleshooting Guide
±¾»½·%ºÃµÂ½º»·&ºÂ½
Pressing <Enter> while the
Port Register Test
window is selected displays a
reminder to take the switch offline if it is not offline. If the message is displayed, take
the switch offline.
Pressing <Enter> starts the test, which checks the switch
s ASIC registers. The ports
tested are ports 0 through 15.
If the test is successful, the window displays
/ºÅ$ºÆ¶·ÄµÆƺ¹
.
An error message would look similar to the following example:
310*Ë/(*(//5310*Ë/(*(//N=Á/#$5310*Ë;=#N$1Ï(%=$
°º¿½»¼´·(ºÎ¾»"·&ºÂ½
The
centralMemoryTest
verifies that the central memory in each Loom ASIC is func-
tioning correctly by checking the following:
¿
The built-in-self-repair (BISR) circuit in each loom chip does not report failure to
repair bad cells.
¿
The data cells can be uniquely written and read correctly (data write/read test).
¿
The data in any ASIC can be read from any other ASIC (loom connection test).
¿
Bad parity can be detected and flagged in the error register and interrupt posted
(buffer number error test).
¿
Chip number error can be detected and flagged in the error register and interrupt
posted (chip number error test).
Pressing <Enter> while
Central Memory Test
is selected displays a reminder to take
the switch offline, if it is not offline. If the message is displayed, take the switch
offline.
If the switch passes the test,
9µÆƺ¹
is displayed.
An error message would look similar to the following example:
310*Ë"Ï;1#$/%5310*Ë"Ï;1#/)5310*Ë2"Ï$%5310*Ë2"Ï/#5310*Ë
2"Ï(Ï5310*Ë2"Ï(Ï$R5310*Ë"ÏÁ%;=)5310*Ë"Ï(//$P9(5310*Ë"Ï(/Ë
/9$Á5310*Ë9%/$0;#(Á$5310*Ë;031Á$5310*Ë$1Ï(%=$5310*Ë
1Á$Á%$"2/
°(Á·°¾¿¿·&ºÂ½
The
cmiTest
verifies that control messages can be correctly sent from any ASIC to
any ASIC. It also tests that the
checksum
check is OK. The switch must be offline.
An error message would look similar to the following example:
310*Ë;031Á$5310*Ë1Á$Á125310*Ë"Ï1#015·310*Ë"Ï1Á%"095310*Ë
"Ï1ÁO"095310*Ë"Ï130$05310*Ë"Ï1"K#=Ï