Fujitsu MPD3173AT Product Manual - Page 10

Ultra DMA CRC rules

Page 10 highlights

5.2.1 I/O registers ...5 - 6 5.2.2 Command block registers 5 - 8 5.2.3 Control block registers 5 - 13 5.3 Host Commands ...5 - 13 5.3.1 Command code and parameters 5 - 14 5.3.2 Command descriptions 5 - 16 5.3.3 Error posting...5 - 66 5.4 Command Protocol...5 - 67 5.4.1 Data transferring commands from device to host 5 - 67 5.4.2 Data transferring commands from host to device 5 - 69 5.4.3 Commands without data transfer 5 - 71 5.4.4 Other commands...5 - 72 5.4.5 DMA data transfer commands 5 - 72 5.5 Ultra DMA feature set ...5 - 74 5.5.1 Overview ...5 - 74 5.5.2 Phases of operation...5 - 75 5.5.3 Ultra DMA data in commands 5 - 75 5.5.3.1 Initiating an Ultra DMA data in burst 5 - 75 5.5.3.2 The data in transfer ...5 - 76 5.5.3.3 Pausing an Ultra DMA data in burst 5 - 76 5.5.3.4 Terminating an Ultra DMA data in burst 5 - 77 5.5.4 Ultra DMA data out commands 5 - 79 5.5.4.1 Initiating an Ultra DMA data out burst 5 - 79 5.5.4.2 The data out transfer ...5 - 80 5.5.4.3 Pausing an Ultra DMA data out burst 5 - 80 5.5.4.4 Terminating an Ultra DMA data out burst 5 - 81 5.5.5 Ultra DMA CRC rules...5 - 83 5.5.6 Series termination required for Ultra DMA 5 - 84 5.6 Timing ...5 - 85 5.6.1 PIO data transfer...5 - 85 5.6.2 Multiword data transfer 5 - 86 5.6.3 Ultra DMA data transfer 5 - 87 5.6.3.1 Initiating an Ultra DMA data in burst 5 - 87 5.6.3.2 Ultra DMA data burst timing requirements 5 - 88 5.6.3.3 Sustained Ultra DMA data in burst 5 - 90 5.6.3.4 Host pausing an Ultra DMA data in burst 5 - 91 C141-E069-02EN ix

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191

C141-E069-02EN
ix
5.2.1
I/O registers
....................................................................................................................
5 - 6
5.2.2
Command block registers
...............................................................................................
5 - 8
5.2.3
Control block registers
...................................................................................................
5 - 13
5.3
Host Commands
.............................................................................................................
5 - 13
5.3.1
Command code and parameters
......................................................................................
5 - 14
5.3.2
Command descriptions
...................................................................................................
5 - 16
5.3.3
Error posting
...................................................................................................................
5 - 66
5.4
Command Protocol
.........................................................................................................
5 - 67
5.4.1
Data transferring commands from device to host
...........................................................
5 - 67
5.4.2
Data transferring commands from host to device
...........................................................
5 - 69
5.4.3
Commands without data transfer
....................................................................................
5 - 71
5.4.4
Other commands
.............................................................................................................
5 - 72
5.4.5
DMA data transfer commands
........................................................................................
5 - 72
5.5
Ultra DMA feature set
....................................................................................................
5 - 74
5.5.1
Overview
........................................................................................................................
5 - 74
5.5.2
Phases of operation
.........................................................................................................
5 - 75
5.5.3
Ultra DMA data in commands
........................................................................................
5 - 75
5.5.3.1
Initiating an Ultra DMA data in burst
.............................................................................
5 - 75
5.5.3.2 The data in transfer
.........................................................................................................
5 - 76
5.5.3.3 Pausing an Ultra DMA data in burst
...............................................................................
5 - 76
5.5.3.4 Terminating an Ultra DMA data in burst
........................................................................
5 - 77
5.5.4
Ultra DMA data out commands
......................................................................................
5 - 79
5.5.4.1 Initiating an Ultra DMA data out burst
...........................................................................
5 - 79
5.5.4.2 The data out transfer
.......................................................................................................
5 - 80
5.5.4.3 Pausing an Ultra DMA data out burst
.............................................................................
5 - 80
5.5.4.4 Terminating an Ultra DMA data out burst
......................................................................
5 - 81
5.5.5
Ultra DMA CRC rules
....................................................................................................
5 - 83
5.5.6
Series termination required for Ultra DMA
....................................................................
5 - 84
5.6
Timing
............................................................................................................................
5 - 85
5.6.1
PIO data transfer
.............................................................................................................
5 - 85
5.6.2
Multiword data transfer
..................................................................................................
5 - 86
5.6.3
Ultra DMA data transfer
.................................................................................................
5 - 87
5.6.3.1 Initiating an Ultra DMA data in burst
.............................................................................
5 - 87
5.6.3.2 Ultra DMA data burst timing requirements
....................................................................
5 - 88
5.6.3.3 Sustained Ultra DMA data in burst
.................................................................................
5 - 90
5.6.3.4 Host pausing an Ultra DMA data in burst
......................................................................
5 - 91