Fujitsu MPD3173AT Product Manual - Page 11

Operations

Page 11 highlights

5.6.3.5 Device terminating an Ultra DMA data in burst 5 - 92 5.6.3.6 Host terminating an Ultra DMA data in burst 5 - 93 5.6.3.7 Initiating an Ultra DMA data out burst 5 - 94 5.6.3.8 Sustained Ultra DMA data out burst 5 - 95 5.6.3.9 Device pausing an Ultra DMA data out burst 5 - 96 5.6.3.10 Host terminating an Ultra DMA data out burst 5 - 97 5.6.3.11 Device terminating an Ultra DMA data in burst 5 - 98 5.6.4 Power-on and reset ...5 - 99 CHAPTER 6 OPERATIONS 6 - 1 6.1 Device Response to the Reset 6 - 1 6.1.1 Response to power-on ...6 - 2 6.1.2 Response to hardware reset 6 - 3 6.1.3 Response to software reset 6 - 4 6.1.4 Response to diagnostic command 6 - 5 6.2 Address Translation...6 - 6 6.2.1 Default parameters...6 - 6 6.2.2 Logical address...6 - 7 6.3 Power Save ...6 - 8 6.3.1 Power save mode...6 - 8 6.3.2 Power commands ...6 - 10 6.4 Defect Management...6 - 10 6.4.1 Spare area ...6 - 11 6.4.2 Alternating defective sectors 6 - 11 6.5 Read-Ahead Cache ...6 - 13 6.5.1 Data buffer configuration 6 - 13 6.5.2 Caching operation...6 - 14 6.5.3 Usage of read segment...6 - 15 6.6 Write Cache...6 - 20 x C141-E069-02EN

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191

C141-E069-02EN
x
5.6.3.5 Device terminating an Ultra DMA data in burst
.............................................................
5 - 92
5.6.3.6 Host terminating an Ultra DMA data in burst
.................................................................
5 - 93
5.6.3.7 Initiating an Ultra DMA data out burst
...........................................................................
5 - 94
5.6.3.8 Sustained Ultra DMA data out burst
...............................................................................
5 - 95
5.6.3.9 Device pausing an Ultra DMA data out burst
.................................................................
5 - 96
5.6.3.10 Host terminating an Ultra DMA data out burst
...............................................................
5 - 97
5.6.3.11 Device terminating an Ultra DMA data in burst
.............................................................
5 - 98
5.6.4
Power-on and reset
.........................................................................................................
5 - 99
CHAPTER 6
OPERATIONS
................................................................................................
6 - 1
6.1
Device Response to the Reset
.........................................................................................
6
- 1
6.1.1
Response to power-on
....................................................................................................
6
- 2
6.1.2
Response to hardware reset
............................................................................................
6
- 3
6.1.3
Response to software reset
..............................................................................................
6
- 4
6.1.4
Response to diagnostic command
..................................................................................
6
- 5
6.2
Address Translation
........................................................................................................
6
- 6
6.2.1
Default parameters
..........................................................................................................
6
- 6
6.2.2
Logical address
...............................................................................................................
6
- 7
6.3
Power Save
.....................................................................................................................
6
- 8
6.3.1
Power save mode
............................................................................................................
6
- 8
6.3.2
Power commands
...........................................................................................................
6
- 10
6.4
Defect Management
........................................................................................................
6
- 10
6.4.1
Spare area
.......................................................................................................................
6
- 11
6.4.2
Alternating defective sectors
..........................................................................................
6
- 11
6.5
Read-Ahead Cache
.........................................................................................................
6
- 13
6.5.1
Data buffer configuration
...............................................................................................
6
- 13
6.5.2
Caching operation
...........................................................................................................
6
- 14
6.5.3
Usage of read segment
....................................................................................................
6
- 15
6.6
Write Cache
....................................................................................................................
6
- 20