Fujitsu MPD3173AT Product Manual - Page 56
Read/write Circuit, Read/write preamplifier PreAMP, Write circuit
![]() |
View all Fujitsu MPD3173AT manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 56 highlights
4.6 Read/write Circuit The read/write circuit consists of the read/write preamplifier (PreAMP), the write circuit, the read circuit, and the time base generator in the read channel (RDC). Figure 4.4 is a block diagram of the read/write circuit. 4.6.1 Read/write preamplifier (PreAMP) One PreAMP is mounted on the FPC. The PreAMP consists of an 4 or 8-channel read preamplifier and a write current switch and senses a write error. Each channel is connected to each data head. The head IC switches the heads by the serial port (SDEN, SCLK, SDATA). The IC generates a write error sense signal (WUS) when a write error occurs due to head shortcircuit or head disconnection. 4.6.2 Write circuit The write data is output from the hard disk controller (HDC) with the NRZ data format, and sent to the encoder circuit in the RDC with synchronizing with the write clock. The NRZ write data is converted from 16-bits data to 17-bits data by the encoder circuit then sent to the PreAMP, and the data is written onto the media. (1) 16/17 GCR The disk drive converts data using the 16/17 (0, 6, 8) group coded recording (GCR) algorithm. This code format is 0 to 6 code bit "0"s are placed between "1"s. (2) Write precompensation Write precompensation compensates, during a write process, for write non-linearity generated at reading. C141-E069-02EN 4 - 11
![](/manual_guide/products/fujitsu-mpd3173at-product-manual-0e5bce5/56.png)