Home » Nintendo Manuals » Video Game Consoles » Nintendo DMG-01 » Manual Viewer

Nintendo DMG-01 Manual - Page 6

Game Boy Specs, Processor

Add to My Manuals
Save this manual to your list of manuals

Page 6 highlights

2.3. Game Boy Specs Game BoyTM CPU Manual 2.3. Game Boy Specs • CPU: 8-bit (Similar to the Z80 processor.) • Main RAM: 8K Byte • Video RAM: 8K Byte • Screen Size 2.6" • Resolution: 160x144 (20x18 tiles) • Max # of sprites: 40 • Max # sprites/line: 10 • Max sprite size: 8x16 • Min sprite size: 8x8 • Clock Speed: 4.194304 MHz (4.295454 SGB, 4.194/8.388MHz GBC) • Horiz Sync: 9198 KHz (9420 KHz for SGB) • Vert Sync: 59.73 Hz (61.17 Hz for SGB) • Sound: 4 channels with stereo sound • Power: DC6V 0.7W (DC3V 0.7W for GB Pocket) Nintendo documents describe the CPU & instructions speed in machine cycles while this document describes them in clock cycles. Here is the translation: 1 machine cycle = 4 clock cycles Machine Cycles Clock Cycles GB CPU Speed 1.05MHz 4.19MHz NOP Instruction 1 cycle 4 cycles 2.4. Processor The GameBoy uses a computer chip similar to an Intel 8080. It contains all of the instructions of an 8080 except there are no exchange instructions. In many ways the processor is more similar to the Zilog Z80 processor. Compared to the Z80, some instructions Page 6 V 1.01

Section	Page
Table of Contents	2
1. Foreword	4
2. Hardware specifications	5
2.1. Forward:	5
2.2. Terms	5
2.3. Game Boy Specs	6
2.4. Processor	6
2.5. Memory Map	8
2.5.1. General memory map	8
2.5.2. Echo of 8kB Internal RAM	9
2.5.3. User I/O	9
2.5.4. Reserved Memory Locations	10
2.6. Cartridge Types	13
2.7. Special modi	17
2.7.1. Power Up Sequence	17
2.7.2. Stop Mode	19
2.7.3. Low-Power Mode	19
2.8. Video	22
2.8.1. Tiles	22
2.8.2. Sprites	25
2.8.3. Sprite RAM Bug	27
2.9. Sound	28
2.10. Timer	30
2.11. Serial I/O	31
2.12. Interrupts	32
2.12.1. Interrupt Procedure	32
2.12.2. Interrupt Descriptions	34
1. V-Blank	34
2. LCDC Status	34
3. Timer Overflow	34
4. Serial Transfer Completion	34
5. High-to-Low of P10-P13	35
2.13. Special Registers	35
2.13.1. I/O Registers	35
1. FF00 (P1)	35
2. FF01 (SB)	37
3. FF02 (SC)	37
4. FF04 (DIV)	38
5. FF05 (TIMA)	38
6. FF06 (TMA)	39
7. FF07 (TAC)	39
8. FF0F (IF)	39
9. FF10 (NR 10)	40
10. FF11 (NR 11)	41
11. FF12 (NR12)	42
12. FF13 (NR 13)	42
13. FF14 (NR 14)	42
14. FF16 (NR 21)	43
15. FF17 (NR 22)	44
16. FF18 (NR 23)	44
17. FF19 (NR 24)	44
18. FF1A (NR 30)	45
19. FF1B (NR 31)	45
20. FF1C (NR 32)	46
21. FF1D (NR 33)	46
22. FF1E (NR 34)	46
23. FF20 (NR 41)	47
24. FF21 (NR 42)	47
25. FF22 (NR 43)	48
26. FF23 (NR 44)	49
27. FF24 (NR 50)	50
28. FF25 (NR 51)	50
29. FF26 (NR 52)	51
30. FF30 - FF3F (Wave Pattern RAM)	51
31. FF40 (LCDC)	51
32. FF41 (STAT)	52
33. FF42 (SCY)	54
34. FF43 (SCX)	55
35. FF44 (LY)	55
36. FF45 (LYC)	55
37. FF46 (DMA)	55
38. FF47 (BGP)	57
39. FF48 (OBP0)	58
40. FF49 (OBP1)	58
41. FF4A (WY)	58
42. FF4B (WX)	58
43. FFFF (IE)	60
3. Game Boy command overview	61
3.1. Foreword	61
3.2. CPU Registers	61
3.2.1. Generally	61
3.2.2. Flag Register	62
3.2.3. Program Counter	63
3.2.4. Stack Pointer	63
3.3. Commands	65
3.3.1. 8-Bit Loads	65
1. LD nn,n	65
2. LD r1,r2	66
3. LD A,n	68
4. LD n,A	69
5. LD A,(C)	70
6. LD (C),A	70
7. LD A,(HLD)	71
8. LD A,(HL-)	71
9. LDD A,(HL)	71
10. LD (HLD),A	72
11. LD (HL-),A	72
12. LDD (HL),A	72
13. LD A,(HLI)	73
14. LD A,(HL+)	73
15. LDI A,(HL)	73
16. LD (HLI),A	74
17. LD (HL+),A	74
18. LDI (HL),A	74
19. LDH (n),A	75
20. LDH A,(n)	75
3.3.2. 16-Bit Loads	76
1. LD n,nn	76
2. LD SP,HL	76
3. LD HL,SP+n	77
4. LDHL SP,n	77
5. LD (nn),SP	78
6. PUSH nn	78
7. POP nn	79
3.3.3. 8-Bit ALU	80
1. ADD A,n	80
2. ADC A,n	81
3. SUB n	82
4. SBC A,n	83
5. AND n	84
6. OR n	85
7. XOR n	86
8. CP n	87
9. INC n	88
10. DEC n	89
3.3.4. 16-Bit Arithmetic	90
1. ADD HL,n	90
2. ADD SP,n	91
3. INC nn	92
4. DEC nn	93
3.3.5. Miscellaneous	94
1. SWAP n	94
2. DAA	95
3. CPL	95
4. CCF	96
5. SCF	96
6. NOP	97
7. HALT	97
8. STOP	97
9. DI	98
10. EI	98
3.3.6. Rotates & Shifts	99
1. RLCA	99
2. RLA	99
3. RRCA	100
4. RRA	100
5. RLC n	101
6. RL n	102
7. RRC n	103
8. RR n	104
9. SLA n	105
10. SRA n	106
11. SRL n	107
3.3.7. Bit Opcodes	108
1. BIT b,r	108
2. SET b,r	109
3. RES b,r	110
3.3.8. Jumps	111
1. JP nn	111
2. JP cc,nn	111
3. JP (HL)	112
4. JR n	112
5. JR cc,n	113
3.3.9. Calls	114
1. CALL nn	114
2. CALL cc,nn	115
3.3.10. Restarts	116
1. RST n	116
3.3.11. Returns	117
1. RET	117
2. RET cc	117
3. RETI	118
4. Super Game Boy commands	119
4.1. Foreword	119
4.2. Palettes	119
4.3. SGB Border	120
4.4. Main Action Window	121
4.5. Commands	122
1. Set SGB color Palettes	122
2. \	123
3. \	124
4. \	125
5. \	125
6. Sound On/Off ($08)	126
7. Transfer Sound PRG/DATA ($09)	126
8. Set System Color Palette Data ($0b)	127
9. Enable/Disable Attraction Mode ($0c)	127
10. Speed Function ($0d)	127
11. SGB Function ($0e)	127
12. Super NES WRAM Transfer 1 ($0f)	127
13. Super NES WRAM Transfer 2 ($10)	127
14. Controller 2 Request (#11) ($00) - Request 1 play	127
15. Controller 2 Request (#11) ($01) - Request 2 play	127
16. Set Program Counter ($12)	127
17. CharSet Transfer ($13)	127
18. Picture Transfer ($14) - Download border to SNES.	129
19. Set Attribute from ATF ($15)	131
20. Set Data from ATF ($16) (data)	131
21. GameBoy Window Mask ($17) (data)	131
22. Super NES OBJ Mode ($18)	132
23. SNES Color Palette Info	132
24. SGB Palette Selection	133
5. Appendix A	134
5.1. Emulator Notes	134
5.2. Typical timing diagram	137