Nintendo DMG-01 Manual - Page 7

Game Boy, CPU Manual, by DP

Page 7 highlights

Game BoyTM CPU Manual 2.4. Processor have been added and some have been taken away. The following are added instructions: ADD SP,nn LDI (HL),A LDD (HL),A LDI A,(HL) LDD A,(HL) LD A,($FF00+nn) LD A,($FF00+C) LD ($FF00+nn),A LD ($FF00+C),A LD (nnnn),SP LD HL,SP+nn STOP SWAP r ;nn = signed byte ;Write A to (HL) and increment HL ;Write A to (HL) and decrement HL ;Write (HL) to A and increment HL ;Write (HL) to A and decrement HL ;nn = signed byte ;Stop processor & screen until button press ;Swap high & low nibbles of r The following instructions have been removed: Any command that uses the IX or IY registers. All IN/OUT instructions. All exchange instructions. All commands prefixed by ED (except remapped RETI). All conditional jumps/calls/rets on parity/overflow and sign flag. The following instructions have different opcodes: LD A,[nnnn] LD [nnnn],A RETI by DP Page 7

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139

Game Boy
TM
CPU Manual
2.4. Processor
have been added and some have been taken away.
The following are added instructions:
ADD
SP,nn
;nn = signed byte
LDI
(HL),A
;Write A to (HL) and increment HL
LDD
(HL),A
;Write A to (HL) and decrement HL
LDI
A,(HL)
;Write (HL) to A and increment HL
LDD
A,(HL)
;Write (HL) to A and decrement HL
LD
A,($FF00+nn)
LD
A,($FF00+C)
LD
($FF00+nn),A
LD
($FF00+C),A
LD
(nnnn),SP
LD
HL,SP+nn
;nn = signed byte
STOP
;Stop processor & screen until
button press
SWAP r
;Swap high & low nibbles of r
The following instructions have been removed:
Any command that uses the IX or IY registers.
All IN/OUT instructions.
All exchange instructions.
All commands prefixed by ED (except remapped RETI).
All conditional jumps/calls/rets on parity/overflow
and sign flag.
The following instructions have different opcodes:
LD
A,[nnnn]
LD
[nnnn],A
RETI
by DP
Page 7