SanDisk SDSDH-1024 Product Manual - Page 29

Data In/Out Referenced to Clock Timing default, Table 3-7, Bus Timing Parameter Values

Page 29 highlights

Revision 2.2 Chapter 3 - SD Card Interface Description SD Card Product Manual 3.4.6 Bus Timing (default) Default dataIn/dataOut timing is illustrated in Figure 3-7; bus timing parameter values are shown in Table 3-7. Figure 3-7 Data In/Out Referenced to Clock Timing (default) Table 3-7 Bus Timing Parameter Values (default) Parameter Symbol Min Max Unit Clock (CLK) - all values referred to min. VIH and max. VIL Clock Freq. Data Transfer Mode fPP 0 25 Clock Freq. Identification Mode9 fOD 010/10 400 0 Clock Low Time tWL 10 --- Clock High Time tWH 10 --- Clock Rise Time tTLH --- 10 Clock Fall Time tTHL --- 10 Clock Low Time Clock High Time Clock Rise Time Clock Fall Time tWL 50 --- tWH 50 --- tTLH --- 50 tTHL --- 50 Inputs CMD, DAT - referenced to CLK Input setup time Input hold time tISU 5 --- tIH 5 --- Outputs CMD, DAT - referenced to CLK MHz kHz ns ns ns ns ns ns ns ns ns ns Remark CL < 100 pF (7 cards) CL < 250 pF (21 cards) CL < 100 pF (7 cards) CL < 100 pF (7 cards) CL < 100 pF (10 cards) CL < 100 pF (7 cards) CL < 250 pF (21 cards) CL < 250 pF (21 cards) CL < 250 pF (21 cards) CL < 250 pF (21 cards) CL < 25 pF (1 card) CL < 25 pF (1 card) 9 Low frequency required for MMC compatibility. 10 0 Hz stops clock-given min. freq. range is for cases in which a continuous clock is required. © 2004 SanDisk Corporation 3-9 12/08/04

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123

Chapter 3 – SD Card Interface Description
Revision 2.2
SD Card Product Manual
© 2004 SanDisk Corporation
3-9
12/08/04
3.4.6
Bus Timing (default)
Default dataIn/dataOut timing is illustrated in Figure 3-7; bus timing parameter values are
shown in Table 3-7.
Figure 3-7
Data In/Out Referenced to Clock Timing (default)
Table 3-7
Bus Timing Parameter Values (default)
Parameter
Symbol
Min
Max
Unit
Remark
Clock (CLK) – all values referred to min. V
IH
and max. V
IL
Clock Freq. Data Transfer Mode
f
PP
0
25
MHz
C
L
<
100 pF (7 cards)
Clock Freq. Identification Mode
9
f
OD
0
10
/10
0
400
kHz
C
L
<
250 pF (21 cards)
Clock Low Time
t
WL
10
---
ns
C
L
<
100 pF (7 cards)
Clock High Time
t
WH
10
---
ns
C
L
<
100 pF (7 cards)
Clock Rise Time
t
TLH
---
10
ns
C
L
<
100 pF (10 cards)
Clock Fall Time
t
THL
---
10
ns
C
L
<
100 pF (7 cards)
Clock Low Time
t
WL
50
---
ns
C
L
<
250 pF (21 cards)
Clock High Time
t
WH
50
---
ns
C
L
<
250 pF (21 cards)
Clock Rise Time
t
TLH
---
50
ns
C
L
<
250 pF (21 cards)
Clock Fall Time
t
THL
---
50
ns
C
L
<
250 pF (21 cards)
Inputs CMD, DAT – referenced to CLK
Input setup time
t
ISU
5
---
ns
C
L
<
25 pF (1 card)
Input hold time
t
IH
5
---
ns
C
L
<
25 pF (1 card)
Outputs CMD, DAT – referenced to CLK
9
Low frequency required for MMC compatibility.
10
0 Hz stops clock—given min. freq. range is for cases in which a continuous clock is required.