Xerox 4540 Service Manual - Page 245

Power Reset and Initialization Sequences, E.1 Power-On Reset Sequence

Get Xerox 4540 - Phaser Copystation PDF manuals and user guides View all Xerox 4540 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 245 highlights

E A P P E N D I X Power Reset and Initialization Sequences This appendix describes the power-on and power-off reset sequences. ■ Section E.1, "Power-On Reset Sequence" on page E-1 ■ Section E.2, "Power-Off Sequence" on page E-4 E.1 Power-On Reset Sequence The power-on sequence is initiated as soon as power is applied or when the power button is pushed, depending on the BIOS settings. When the sequence is initiated, the main power supplies are enabled, then the hot-swap circuit for the main 12V rail is enabled. When 12V is up, the supplies are sequenced as follows: ■ 1.5V, 3.3V, and -12V ■ 1.8V, 2.5V, and 1.25V ■ Processor core voltage ■ 1.2V and 1.5V When all of the rails are within 5%, the voltage monitor chip waits for 210 mS then asserts ALL_POWERGOOD, which starts the boot sequence. The diagram in FIGURE E-1 shows the power-on sequence. TABLE E-1 defines the symbols used in the diagram and describes the power-on sequence timing parameters. E-1

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
E-1
APPENDIX
E
Power Reset and Initialization
Sequences
This appendix describes the power-on and power-off reset sequences.
■
Section E.1, “Power-On Reset Sequence” on page E-1
■
Section E.2, “Power-Off Sequence” on page E-4
E.1
Power-On Reset Sequence
The power-on sequence is initiated as soon as power is applied or when the power
button is pushed, depending on the BIOS settings.
When the sequence is initiated, the main power supplies are enabled, then the
hot-swap circuit for the main 12V rail is enabled. When 12V is up, the supplies are
sequenced as follows:
■
1.5V, 3.3V, and -12V
■
1.8V, 2.5V, and 1.25V
■
Processor core voltage
■
1.2V and 1.5V
When all of the rails are within 5%, the voltage monitor chip waits for 210 mS then
asserts ALL_POWERGOOD, which starts the boot sequence.
The diagram in
FIGURE E-1
shows the power-on sequence.
TABLE E-1
defines the
symbols used in the diagram and describes the power-on sequence timing parameters.