Intel SL8K2 Specification Update - Page 57

REP STOS/MOVS Instructions with RCX >=2^32 May Cause a System Hang

Get Intel SL8K2 - Pentium 4 3.20EGHz 800MHz 1MB Socket 478 CPU PDF manuals and user guides
UPC - 683728107215
View all Intel SL8K2 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 57 highlights

Errata R R78. Control Register 2 (CR2) Can be Updated during a REP MOVS/STOS Instruction with Fast Strings Enabled Problem: Under limited circumstances while executing a REP MOVS/STOS string instruction, with fast strings enabled, it is possible for the value in CR2 to be changed as a result of an interim paging event, normally invisible to the user. Any higher priority architectural event that arrives and is handled while the interim paging event is occurring may see the modified value of CR2. Implication: The value in CR2 is correct at the time that an architectural page fault is signaled. Intel has not observed this erratum with any commercially available software. Workaround: None identified. Status: For the steppings affected, see the Summary Tables of Changes. R79. TPR (Task Priority Register) Updates during Voltage Transitions of Power Management Events May Cause a System Hang Problem: Systems with Echo TPR Disable (R/W) bit (bit [23] of IA32_MISC_ENABLE register) set to '0' (default), where xTPR messages are being transmitted on the system bus to the processor, may experience a system hang during voltage transitions caused by the power management events. Implication: This may cause a system hang during voltage transitions of power management events. Workaround: It is possible for the BIOS to contain a workaround for this erratum. The BIOS workaround disables the Echo TPR updates on affected steppings. Status: For the steppings affected, see the Summary Tables of Changes. R80. REP STOS/MOVS Instructions with RCX >=2^32 May Cause a System Hang Problem: In IA-32e mode using Intel EM64T-enabled processors, executing a repeating string instruction with the iteration count greater than or equal to 2^32 and a pending event may cause the REP STOS/MOVS instruction to live lock and hang. Implication: When this erratum occurs, the processor may live lock and result in a system hang. Intel has not observed this erratum with any commercially available software. Workaround: Do not use strings larger than 4 GB. Status: For the steppings affected, see the Summary Tables of Changes. Intel® Pentium® 4 Processor on 90 nm Process Specification Update 57

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
Errata
R
Intel
®
Pentium
®
4 Processor on 90 nm Process Specification Update
57
R78.
Control Register 2 (CR2) Can be Updated during a REP MOVS/STOS
Instruction with Fast Strings Enabled
Problem:
Under limited circumstances while executing a REP MOVS/STOS string instruction, with fast
strings enabled, it is possible for the value in CR2 to be changed as a result of an interim paging
event, normally invisible to the user. Any higher priority architectural event that arrives and is
handled while the interim paging event is occurring may see the modified value of CR2.
Implication:
The value in CR2 is correct at the time that an architectural page fault is signaled.
Intel has not
observed this erratum with any commercially available software.
Workaround:
None identified.
Status:
For the steppings affected, see the
Summary Tables of Changes
.
R79.
TPR (Task Priority Register) Updates during Voltage Transitions of Power
Management Events May Cause a System Hang
Problem:
Systems with Echo TPR Disable (R/W) bit (bit [23] of IA32_MISC_ENABLE register) set to '0'
(default), where xTPR messages are being transmitted on the system bus to the processor, may
experience a system hang during voltage transitions caused by the power management events.
Implication:
This may cause a system hang during voltage transitions of power management events.
Workaround:
It is possible for the BIOS to contain a workaround for this erratum. The BIOS workaround
disables the Echo TPR updates on affected steppings.
Status:
For the steppings affected, see the
Summary Tables of Changes
.
R80.
REP STOS/MOVS Instructions with RCX >=2^32 May Cause a System Hang
Problem:
In IA-32e mode using Intel EM64T-enabled processors, executing a repeating string instruction
with the iteration count greater than or equal to 2^32 and a pending event may cause the REP
STOS/MOVS instruction to live lock and hang.
Implication:
When this erratum occurs, the processor may live lock and result in a system hang.
Intel has not
observed this erratum with any commercially available software.
Workaround:
Do not use strings larger than 4 GB.
Status:
For the steppings affected, see the
Summary Tables of Changes
.