Intel E6700 Mechanical Design Guidelines - Page 66

Board and System Implementation of Intel - 2 66

Page 66 highlights

Intel® Quiet System Technology (Intel® QST) 7.2 Board and System Implementation of Intel® QST To implement Intel QST, the board must be configured as shown in Figure 7-3 and listed below: • ME system (S0-S1) with Controller Link connected and powered • DRAM with Channel A DIMM 0 installed and 2 MB reserved for Intel QST FW execution • SPI Flash with sufficient space for the Intel QST Firmware • SST-based thermal sensors to provide board thermal data for Intel QST algorithms • Intel QST firmware Figure 7-3. Intel® QST Platform Requirements Processor Intel® (G)MCH MMEE DRAM DRAM Intel® ICH8 Controller Link FSC Control SPI SPI Flash SST Sensor Note: Simple Serial Transport (SST) is a single wire bus that is included in the ICH8 to provide additional thermal and voltage sensing capability to the Intel Management Engine (ME). 66 Thermal and Mechanical Design Guidelines

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126

Intel® Quiet System Technology (Intel® QST)
66
Thermal and Mechanical Design Guidelines
7.2
Board and System Implementation of Intel
®
QST
To implement Intel QST, the board must be configured as shown in Figure 7-3 and
listed below:
ME system (S0–S1) with Controller Link connected and powered
DRAM with Channel A DIMM 0 installed and 2 MB reserved for Intel QST FW
execution
SPI Flash with sufficient space for the Intel QST Firmware
SST-based thermal sensors to provide board thermal data for Intel QST algorithms
Intel QST firmware
Figure 7-3. Intel
®
QST Platform Requirements
Note:
Simple Serial Transport (SST) is a single wire bus that is included in the ICH8 to
provide additional thermal and voltage sensing capability to the Intel Management
Engine (ME).
Processor
ME
SPI
Flash
Intel®
ICH8
DRAM
Controller Link
DRAM
FSC
Control
SPI
SST
Sensor
Intel® (G)MCH
ME