Dell PowerEdge MX840c EMC PowerEdge MX840c Installation and Service Manual - Page 87

Removing a memory module, Table 14. Memory population rules continued

Page 87 highlights

Table 14. Memory population rules (continued) Processor Configuration Memory population processor 2, processor 3, and processor 4 population should match) A{3}, B{3} C{3}, D{3}, A{4}, B{4} C{4}, D{4} Mirroring population order A{1, 2, 3, 4, 5, 6}, B{1, 2, 3, 4, 5, 6}, C{1, 2, 3, 4, 5, 6}, D{1, 2, 3, 4, 5, 6} A{7, 8, 9, 10, 11, 12}, B{7, 8, 9, 10, 11, 12}, C{7, 8, 9, 10, 11, 12}, D{7, 8, 9, 10, 11, 12} Single rank sparing population order A{1}, B{1}, C{1}, D{1}, A{2}, B{2}, C{2}, D{2}, A{3}, B{3}, C{3}, D{3}, A{4}, B{4}, C{4}, D{4} Multi rank spare population order A{1}, B{1}, C{1}, D{1}, A{2}, B{2}, C{2}, D{2}, A{3}, B{3}, C{3}, D{3}, A{4}, B{4}, C{4}, D{4} Fault resilient population order A{1, 2, 3, 4, 5, 6}, B{1, 2, 3, 4, 5, 6}, C{1, 2, 3, 4, 5, 6}, D{1, 2, 3, 4, 5, 6} A{7, 8, 9, 10, 11, 12}, B{7, 8, 9, 10, 11, 12}, C{7, 8, 9, 10, 11, 12}, D{7, 8, 9, 10, 11, 12} Memory population information NOTE: Odd number of DIMMs will result in unbalanced memory configurations, which in turn will result in performance loss. It is recommended to populate all memory channels identically with identical DIMMs for best performance. NOTE: For best performance, 6 DIMMs or 12 DIMMs per processor is recommended. Optimizer population order is not traditional for 16 and 32 DIMMs installations for dual processor. ● For 16 DIMMs: A1, A2, A4, A5, B1, B2, B4, B5, C1, C2, C4, C5, D1, D2, D4, D5 ● For 32 DIMMs: A1, A2, A4, A5, A7, A8, A10, A11, B1, B2, B4, B5, B7, B8, B10, B11 C1, C2, C4, C5, C7, C8, C10, C11 D1, D2, D4, D5, D7, D8, D10, D11 Mirroring is supported with 6 or 12 DIMM slots per processor. ● DIMMs must be populated in the order specified. ● Requires two ranks or more per channel. ● DIMMs must be populated in the order specified. ● Requires three ranks or more per channel. Supported with 6 or 12 DIMM slots per processor. Removing a memory module Prerequisites 1. Follow the safety guidelines listed in the Safety instructions section. 2. Follow the procedure listed in the Before working inside your sled section. Installing and removing sled components 87

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143

Table 14. Memory population rules (continued)
Processor
Configuration
Memory population
Memory population information
processor 2,
processor 3, and
processor 4
population should
match)
A{3}, B{3} C{3}, D{3},
A{4}, B{4} C{4}, D{4}
NOTE:
Odd number of DIMMs will result in
unbalanced memory configurations, which
in turn will result in performance loss. It is
recommended to populate all memory
channels identically with identical DIMMs
for best performance.
NOTE:
For best performance, 6 DIMMs or
12 DIMMs per processor is recommended.
Optimizer population order is not traditional for
16 and 32 DIMMs installations for dual
processor.
For 16 DIMMs:
A1, A2, A4, A5, B1, B2, B4, B5,
C1, C2, C4, C5, D1, D2, D4, D5
For 32 DIMMs:
A1, A2, A4, A5, A7, A8, A10, A11,
B1, B2, B4, B5, B7, B8, B10, B11
C1, C2, C4, C5, C7, C8, C10, C11
D1, D2, D4, D5, D7, D8, D10, D11
Mirroring population
order
A{1, 2, 3, 4, 5, 6},
B{1, 2, 3, 4, 5, 6},
C{1, 2, 3, 4, 5, 6},
D{1, 2, 3, 4, 5, 6}
A{7, 8, 9, 10, 11, 12},
B{7, 8, 9, 10, 11, 12},
C{7, 8, 9, 10, 11, 12},
D{7, 8, 9, 10, 11, 12}
Mirroring is supported with 6 or 12 DIMM slots
per processor.
Single rank sparing
population order
A{1}, B{1}, C{1}, D{1},
A{2}, B{2}, C{2}, D{2},
A{3}, B{3}, C{3}, D{3},
A{4}, B{4}, C{4}, D{4}
DIMMs must be populated in the order
specified.
Requires two ranks or more per channel.
Multi rank spare
population order
A{1}, B{1}, C{1}, D{1},
A{2}, B{2}, C{2}, D{2},
A{3}, B{3}, C{3}, D{3},
A{4}, B{4}, C{4}, D{4}
DIMMs must be populated in the order
specified.
Requires three ranks or more per channel.
Fault resilient population
order
A{1, 2, 3, 4, 5, 6},
B{1, 2, 3, 4, 5, 6},
C{1, 2, 3, 4, 5, 6},
D{1, 2, 3, 4, 5, 6}
A{7, 8, 9, 10, 11, 12},
B{7, 8, 9, 10, 11, 12},
C{7, 8, 9, 10, 11, 12},
D{7, 8, 9, 10, 11, 12}
Supported with 6 or 12 DIMM slots per
processor.
Removing a memory module
Prerequisites
1.
Follow the safety guidelines listed in the
Safety instructions
section.
2.
Follow the procedure listed in the
Before working inside your sled
section.
Installing and removing sled components
87