Intel BX80601920 Data Sheet - Page 5

Tables

Page 5 highlights

Tables 1-1 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 3-1 3-2 3-3 4-1 4-2 5-1 6-1 6-2 6-3 6-4 6-5 6-6 7-1 7-2 7-3 8-1 8-2 References ...11 Voltage Identification Definition 15 Market Segment Selection Truth Table for MS_ID[2:0 17 Signal Groups 18 Signals with ODT 19 PECI DC Electrical Limits 20 Processor Absolute Minimum and Maximum Ratings 22 Voltage and Current Specifications 23 VCC Static and Transient Tolerance 24 VTT Voltage Identification (VID) Definition 25 VTT Static and Transient Tolerance 26 DDR3 Signal Group DC Specifications 27 RESET# Signal DC Specifications 28 TAP Signal Group DC Specifications 28 PWRGOOD Signal Group DC Specifications 28 Control Sideband Signal Group DC Specifications 29 VCC Overshoot Specifications 29 Processor Loading Specifications 34 Package Handling Guidelines 34 Processor Materials 35 Land Listing by Land Name 37 Land Listing by Land Number 52 Signal Definitions 67 Processor Thermal Specifications 72 Processor Thermal Profile 73 Thermal Solution Performance above TCONTROL 74 Supported PECI Command Functions and Codes 81 GetTemp0() Error Codes 81 Storage Conditions 82 Power On Configuration Signal Options 83 Coordination of Thread Power States at the Core Level 84 Processor S-States 86 Fan Heatsink Power and Signal Specifications 93 Fan Heatsink Power and Signal Specifications 95 Datasheet 5

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96

Datasheet
5
Tables
1-1
References
.......................................................................................................
11
2-1
Voltage Identification Definition
...........................................................................
15
2-2
Market Segment Selection Truth Table for MS_ID[2:0]
...........................................
17
2-3
Signal Groups
...................................................................................................
18
2-4
Signals with ODT
...............................................................................................
19
2-5
PECI DC Electrical Limits
....................................................................................
20
2-6
Processor Absolute Minimum and Maximum Ratings
...............................................
22
2-7
Voltage and Current Specifications
.......................................................................
23
2-8
VCC Static and Transient Tolerance
.....................................................................
24
2-9
VTT Voltage Identification (VID) Definition
............................................................
25
2-10
VTT Static and Transient Tolerance
......................................................................
26
2-11
DDR3 Signal Group DC Specifications
...................................................................
27
2-12
RESET# Signal DC Specifications
.........................................................................
28
2-13
TAP Signal Group DC Specifications
.....................................................................
28
2-14
PWRGOOD Signal Group DC Specifications
............................................................
28
2-15
Control Sideband Signal Group DC Specifications
...................................................
29
2-16
VCC Overshoot Specifications
..............................................................................
29
3-1
Processor Loading Specifications
.........................................................................
34
3-2
Package Handling Guidelines
...............................................................................
34
3-3
Processor Materials
............................................................................................
35
4-1
Land Listing by Land Name
.................................................................................
37
4-2
Land Listing by Land Number
..............................................................................
52
5-1
Signal Definitions
..............................................................................................
67
6-1
Processor Thermal Specifications
.........................................................................
72
6-2
Processor Thermal Profile
...................................................................................
73
6-3
Thermal Solution Performance above TCONTROL
...................................................
74
6-4
Supported PECI Command Functions and Codes
....................................................
81
6-5
GetTemp0() Error Codes
....................................................................................
81
6-6
Storage Conditions
............................................................................................
82
7-1
Power On Configuration Signal Options
.................................................................
83
7-2
Coordination of Thread Power States at the Core Level
...........................................
84
7-3
Processor S-States
............................................................................................
86
8-1
Fan Heatsink Power and Signal Specifications
........................................................
93
8-2
Fan Heatsink Power and Signal Specifications
........................................................
95