AMD AMD-K6-2/400 User Guide - Page 74
Enhanced Power, Management Register, AMD-K6™ Processors BIOS Design Guide Application Note
View all AMD AMD-K6-2/400 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 74 highlights
Preliminary Information AMD-K6™-2E+ Embedded Processor Data Sheet 23542A/0-September 2000 31 Tag 14 13 12 11 10 9 8 7 Line1ST Line0ST 0 C LRU M D Reserved Symbol Description Bit Tag Tag data read or written 31-14 Line1ST Line 1 state (M=11, E=10, S=01, I=00) 11-10 Line0ST Line 0 state (M=11, E=10, S=01, I=00) 9-8 LRU Two bits of LRU for each way 7-0 Figure 42. L2 Tag Information for AMD-K6™-2E+ Processor-EAX Enhanced Power Management Register (EPMR) For more detailed information, refer to "L2 Cache and Tag Array Testing" on page 264. The AMD-K6-2E+ processor is designed with enhanced power management features, called AMD PowerNow! technology, which include dynamic bus divisor control and dynamic core voltage control. The EPMR register (see Figure 43) defines the base address for a 16-byte block of I/O address space. Enabling the EPMR allows software to access the EPM 16-byte I/O block, which contains bits for enabling, controlling, and monitoring the AMD PowerNow! technology features. The EPMR is MSR C000_0086h. See "AMD PowerNow!™ Technology" on page 143 for more information about the definition and use of this register. Additional information can be found in the Embedded AMD-K6™ Processors BIOS Design Guide Application Note, order# 23913. 52 Software Environment Chapter 3