ZyXEL Elite 2864 User Guide - Page 98

S25=0, S41b2, S41b0, S38b5

Page 98 highlights

Code Bits Bin. L7 111 N0 (3,2,1) 000 N1 001 N2 010 N3 011 N4 100 N5 101 N6 110 N7 111 Dec. Description 224 High. 0 Ring volume control: OFF 2 Low. 4 6 8 Medium. 10 (Default) 12 14 High. S25 DTR detection delay; Default: 0: Specifies in units of 10ms the minimum time that the DTR signal must be OFF in order to be detected. If S25=0, the delay time is 4ms. S26 RTS/CTS delay; Default: 0: Sets the delay, in 10 millisecond units, between RTS and modem's CTS response in synchronous mode. (See &Rn) S27 Bit-mapped register; default: 156: Code Bits Bin. *Q0 (7,6) 00 *Q1 01 *Q2 10 *Q3 11 &H0 (5,4,3) 000 &H1 001 &H2 010 &H3 011 &H4 100 &H5 101 &K0 (2,1,0) 000 &K1 001 &K2 010 Dec. Description 0 No reaction to poor signal quality. 64 Initiates retrain if signal quality is poor. (See also S41b2) 128 Adaptive rate (auto fall-back and fall-forward when signal quality changes; default) 192 Disconnects when signal quality is poor. 0 Flow control is disabled. 8 Reserved. 16 Reserved. 24 Hardware CTS/RTS flow control. (Default) 32 Software XON/XOFF flow control. 40 Reserved. 0 No error correction. 1 MNP4 (Includes MNP3, see also S41b0). 2 MNP4 + MNP5. (See also S41b0, S38b5) 8-12

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267

8–12
S25
DTR detection delay;
Default: 0:
Specifies in units of 10ms the minimum time that the DTR signal must
be OFF in order to be detected. If
S25=0
, the delay time is 4ms.
S26
RTS/CTS delay;
Default: 0:
Sets the delay, in 10 millisecond units, between RTS and modem's
CTS response in synchronous mode. (See
&R
n
)
S27
Bit-mapped register; default: 156:
L7
111
224
High.
N0
(3,2,1)
000
0
Ring volume control: OFF
N1
001
2
Low.
N2
010
4
N3
011
6
N4
100
8
Medium.
N5
101
10
(Default)
N6
110
12
N7
111
14
High.
Code
Bits
Bin.
Dec.
Description
*Q0
(7,6)
00
0
No reaction to poor signal quality.
*Q1
01
64
Initiates retrain if signal quality is poor. (See
also
S41b2
)
*Q2
10
128
Adaptive rate (auto fall-back and fall-forward
when signal quality changes; default)
*Q3
11
192
Disconnects when signal quality is poor.
&H0
(5,4,3)
000
0
Flow control is disabled.
&H1
001
8
Reserved.
&H2
010
16
Reserved.
&H3
011
24
Hardware CTS/RTS flow control. (Default)
&H4
100
32
Software XON/XOFF flow control.
&H5
101
40
Reserved.
&K0
(2,1,0)
000
0
No error correction.
&K1
001
1
MNP4 (Includes MNP3, see also
S41b0
).
&K2
010
2
MNP4 + MNP5. (See also
S41b0
,
S38b5
)
Code
Bits
Bin.
Dec.
Description