Nintendo 1504166 Programming Manual - Page 122

DMA Problems: How to avoid them

Get Nintendo 1504166 - Game Boy Advance SP Edition Console PDF manuals and user guides View all Nintendo 1504166 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 122 highlights

AGB Programming Manual DMA Transfer 12.4 DMA Problems: How to avoid them. With DMA transfer it is possible to synchronize with H-blank, V-blank, Direct sound (DMA1,2), and Display (DMA3) (DMA repeat). However, there are some problems with this function as discussed below. With a DMA repeat, the DMA begins when the start trigger is sent. When the word count's data transfer is finished, DMA stops is repeated. If the DMA enable flag is cleared by the CPU at the same time as the DMA start trigger, the DMA locks up. Therefore, be careful when stopping the DMA during a DMA repeat. 1) When the DMA repeat function is not used. The DMA automatically stops after it has been executed one time, so do not clear the DMA enabled flag with the user program until it becomes 0. 2) When the DMA repeat function is used. Maintain a spacing of 4 clocks or more between the DMA start trigger and the timing to clear the DMA enabled flag by the CPU. For example, it is possible to stop the DMA safely by clearing an enabled flag before the next start trigger is sent by using an interrupt that occurs at the end of the DMA. When this method cannot be used, stop the DMA as shown below. 2-1) How to stop DMA repeat in H-blank and V-blank mode. DMA is not in progress and the DMA start trigger is not sent during the V-blank. Therefore, you can clear a DMA enable flag safely. If this method cannot be used, follow the procedures shown below. 1.Write the following settings in 16-bit width to the DMA control register. -DMA enabled flag : 1 (Enabled) -DMA start timing : 00 (Start Immediately) -Data request transfer flag of the Game Pak side: 0 (Disabled) (DMA3 only) -DMA repeat : 0 (OFF) -Other control bits : No change 2.Run a process for 4 clocks or more. Example: (Three NOP commands or one LDR command) + the 1st clock of the STR command using the following procedure (Section 3) makes 4 clocks total. (Data is actually written at the 2nd clock of the STR command.) ©1999 - 2001 Nintendo of America Inc. 122 D.C.N. AGB-06-0001-002B4

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
AGB Programming Manual
DMA Transfer
©1999 - 2001 Nintendo of America Inc.
122
D.C.N. AGB-06-0001-002B4
12.4
DMA Problems: How to avoid them.
With DMA transfer it is possible to synchronize with H-blank, V-blank, Direct sound
(DMA1,2), and Display (DMA3) (DMA repeat).
However, there are some problems with this
function as discussed below.
With a DMA repeat, the DMA begins when the start trigger is sent.
When the word count's
data transfer is finished, DMA stops is repeated.
If the DMA enable flag is cleared by the CPU at the same time as the DMA start trigger, the
DMA locks up.
Therefore, be careful when stopping the DMA during a DMA repeat.
1) When the DMA repeat function is not used.
The DMA automatically stops after it has been executed one time, so do not clear the
DMA enabled flag with the user program until it becomes 0.
2) When the DMA repeat function is used.
Maintain a spacing of 4 clocks or more between the DMA start trigger and the timing to
clear the DMA enabled flag by the CPU. For example, it is possible to stop the DMA
safely by clearing an enabled flag before the next start trigger is sent by using an
interrupt that occurs at the end of the DMA.
When this method cannot be used, stop
the DMA as shown below.
2-1) How to stop DMA repeat in H-blank and V-blank mode.
DMA is not in progress and the DMA start trigger is not sent during the V-blank.
Therefore, you can clear a DMA enable flag safely.
If this method cannot be used,
follow the procedures shown below.
1.Write the following settings in 16-bit width to the DMA control register.
-DMA enabled flag :
1 (Enabled)
-DMA start timing :
00 (Start Immediately)
-Data request transfer flag of the Game Pak side:
0 (Disabled) (DMA3 only)
-DMA repeat :
0 (OFF)
-Other control bits :
No change
2.Run a process for 4 clocks or more.
Example:
(Three NOP commands or one LDR command) + the 1st clock of the STR
command using the following procedure (Section 3) makes 4 clocks total.
(Data is actually written at the 2nd clock of the STR command.)