AMD AMD-K6-2/500AFX Data Sheet - Page 13
Stop Grant and Stop Clock Modes, Part 2 .169, INIT-Initiated Transition from Protected Mode - 233
View all AMD AMD-K6-2/500AFX manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 13 highlights
21850J/0-February 2000 Preliminary Information AMD-K6®-2 Processor Data Sheet List of Figures Figure 75. Stop Grant and Stop Clock Modes, Part 2 169 Figure 76. INIT-Initiated Transition from Protected Mode to Real Mode 171 Figure 77. Cache Organization 179 Figure 78. Cache Sector Organization 180 Figure 79. Write Handling Control Register (WHCR) - Model 8/[7:0 187 Figure 80. Write Handling Control Register (WHCR)- Model 8/[F:8 188 Figure 81. Write Allocate Logic Mechanisms and Conditions 190 Figure 82. Page Flush/Invalidate Register (PFIR)- MSR C000_0088h 195 Figure 83. UC/WC Cacheability Control Register (UWCCR)- MSR C000_0085h (Model 8/[F:8 204 Figure 84. External Logic for Supporting Floating-Point Exceptions. . . 208 Figure 85. SMM Memory 213 Figure 86. TAP State Diagram 233 Figure 87. Debug Register DR7 237 Figure 88. Debug Register DR6 238 Figure 89. Debug Registers DR5 and DR4 238 Figure 90. Debug Registers DR3, DR2, DR1, and DR0 239 Figure 91. Clock Control State Transitions 248 Figure 92. Suggested Component Placement 250 Figure 93. K6STD Pulldown V/I Curves 265 Figure 94. K6STD Pullup V/I Curves 265 Figure 95. CLK Waveform 269 Figure 96. Diagrams Key 281 Figure 97. Output Valid Delay Timing 281 Figure 98. Maximum Float Delay Timing 282 Figure 99. Input Setup and Hold Timing 282 Figure 100. Reset and Configuration Timing 283 Figure 101. TCK Waveform 284 Figure 102. TRST# Timing 284 Figure 103. Test Signal Timing Diagram 284 Figure 104. Thermal Model 288 Figure 105. Power Consumption versus Thermal Resistance 288 Figure 106. Processor Heat Dissipation Path 290 Figure 107. Measuring Case Temperature 291 Figure 108. Voltage Regulator Placement 291 xiii