AMD AMD-K6-2/500AFX Data Sheet - Page 291
Signal Switching Characteristics, AMD-K6, 2 Processor Data Sheet, Table 63.
View all AMD AMD-K6-2/500AFX manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 291 highlights
21850J/0-February 2000 Preliminary Information AMD-K6®-2 Processor Data Sheet Table 63. Output Delay Timings for 100-MHz Bus Operation (continued) Symbol Parameter Description Preliminary Data Min Max Figure t34 PCD Valid Delay t35 PCD Float Delay t36 PCHK# Valid Delay t37 PWT Valid Delay t38 PWT Float Delay t39 SCYC Valid Delay t40 SCYC Float Delay t41 SMIACT# Valid Delay t42 W/R# Valid Delay t43 W/R# Float Delay 1.0 ns 4.0 ns 97 7.0 ns 98 1.0 ns 4.5 ns 97 1.0 ns 4.0 ns 97 7.0 ns 98 1.0 ns 4.0 ns 97 7.0 ns 98 1.0 ns 4.0 ns 97 1.0 ns 4.0 ns 97 7.0 ns 98 Comments Chapter 16 Signal Switching Characteristics 271
-
1
-
2
-
3
-
4
-
5
-
6
-
7
-
8
-
9
-
10
-
11
-
12
-
13
-
14
-
15
-
16
-
17
-
18
-
19
-
20
-
21
-
22
-
23
-
24
-
25
-
26
-
27
-
28
-
29
-
30
-
31
-
32
-
33
-
34
-
35
-
36
-
37
-
38
-
39
-
40
-
41
-
42
-
43
-
44
-
45
-
46
-
47
-
48
-
49
-
50
-
51
-
52
-
53
-
54
-
55
-
56
-
57
-
58
-
59
-
60
-
61
-
62
-
63
-
64
-
65
-
66
-
67
-
68
-
69
-
70
-
71
-
72
-
73
-
74
-
75
-
76
-
77
-
78
-
79
-
80
-
81
-
82
-
83
-
84
-
85
-
86
-
87
-
88
-
89
-
90
-
91
-
92
-
93
-
94
-
95
-
96
-
97
-
98
-
99
-
100
-
101
-
102
-
103
-
104
-
105
-
106
-
107
-
108
-
109
-
110
-
111
-
112
-
113
-
114
-
115
-
116
-
117
-
118
-
119
-
120
-
121
-
122
-
123
-
124
-
125
-
126
-
127
-
128
-
129
-
130
-
131
-
132
-
133
-
134
-
135
-
136
-
137
-
138
-
139
-
140
-
141
-
142
-
143
-
144
-
145
-
146
-
147
-
148
-
149
-
150
-
151
-
152
-
153
-
154
-
155
-
156
-
157
-
158
-
159
-
160
-
161
-
162
-
163
-
164
-
165
-
166
-
167
-
168
-
169
-
170
-
171
-
172
-
173
-
174
-
175
-
176
-
177
-
178
-
179
-
180
-
181
-
182
-
183
-
184
-
185
-
186
-
187
-
188
-
189
-
190
-
191
-
192
-
193
-
194
-
195
-
196
-
197
-
198
-
199
-
200
-
201
-
202
-
203
-
204
-
205
-
206
-
207
-
208
-
209
-
210
-
211
-
212
-
213
-
214
-
215
-
216
-
217
-
218
-
219
-
220
-
221
-
222
-
223
-
224
-
225
-
226
-
227
-
228
-
229
-
230
-
231
-
232
-
233
-
234
-
235
-
236
-
237
-
238
-
239
-
240
-
241
-
242
-
243
-
244
-
245
-
246
-
247
-
248
-
249
-
250
-
251
-
252
-
253
-
254
-
255
-
256
-
257
-
258
-
259
-
260
-
261
-
262
-
263
-
264
-
265
-
266
-
267
-
268
-
269
-
270
-
271
-
272
-
273
-
274
-
275
-
276
-
277
-
278
-
279
-
280
-
281
-
282
-
283
-
284
-
285
-
286
-
287
-
288
-
289
-
290
-
291
-
292
-
293
-
294
-
295
-
296
-
297
-
298
-
299
-
300
-
301
-
302
-
303
-
304
-
305
-
306
-
307
-
308
-
309
-
310
-
311
-
312
-
313
-
314
-
315
-
316
-
317
-
318
-
319
-
320
-
321
-
322
-
323
-
324
-
325
-
326
-
327
-
328
-
329
-
330
Chapter 16
Signal Switching Characteristics
271
21850J/0—February 2000
AMD-K6
®
-2 Processor Data Sheet
Preliminary Information
t
34
PCD Valid Delay
1.0 ns
4.0 ns
97
t
35
PCD Float Delay
7.0 ns
98
t
36
PCHK# Valid Delay
1.0 ns
4.5 ns
97
t
37
PWT Valid Delay
1.0 ns
4.0 ns
97
t
38
PWT Float Delay
7.0 ns
98
t
39
SCYC Valid Delay
1.0 ns
4.0 ns
97
t
40
SCYC Float Delay
7.0 ns
98
t
41
SMIACT# Valid Delay
1.0 ns
4.0 ns
97
t
42
W/R# Valid Delay
1.0 ns
4.0 ns
97
t
43
W/R# Float Delay
7.0 ns
98
Table 63.
Output Delay Timings for 100-MHz Bus Operation (continued)
Symbol
Parameter Description
Preliminary Data
Figure
Comments
Min
Max