AMD AMD-K6-2/500AFX Data Sheet - Page 232
System Management Mode SMM, AMD-K6, 2 Processor Data Sheet
View all AMD AMD-K6-2/500AFX manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 232 highlights
AMD-K6®-2 Processor Data Sheet Preliminary Information 21850J/0-February 2000 s Far jumps or calls cannot transfer control to a segment with a base address requiring more than 20 bits, as in Real mode segment-base addressing s A20M# is masked s Interrupt vectors use the Real-mode interrupt vector table s The IF flag in EFLAGS is cleared (INTR not recognized) s The TF flag in EFLAGS is cleared s The NMI and INIT interrupts are disabled s Debug register DR7 is cleared (debug traps disabled) Figure 85 shows the default map of the SMM memory area. It con sists of a 64 -Kbyte area, between 00 03 _0000h an d 0003_FFFFh, of which the top 32 Kbytes (0003_8000h to 0003_FFFFh) must be populated with RAM. The default code-segment (CS) base address for the area-called the SMM base address - is at 0003_0000h. The top 512 bytes (0003_FE00h to 0003_FFFFh) contain a fill-down SMM state-save area. The default entry point for the SMM service routine is 0003_8000h. 212 System Management Mode (SMM) Chapter 10