HP Cluster Platform Interconnects v2010 HP Cluster Platform InfiniBand Interco - Page 23
Identifying the ISR 9096 Interconnect, When combined with the ISR 9288
View all HP Cluster Platform Interconnects v2010 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 23 highlights
Figure 1-3 ISR 9024 S/D (RoHS Compliant) Interconnect Front Panel View The ISR 9024 S/D (RoHS Compliant) interconnect is a fully non-blocking interconnect with a theoretical throughput of 960 Gb/s. This device has the following physical and operational features: • A 1U chassis, designed for industry-standard racks. • 24 ports of 20 Gb/s throughput (DDR), 10 Gb/s (SDR). • Fabric scalability from several nodes to hundreds of nodes. • Provides a modular building block for fat tree topologies (also known as Clos topologies) of hundreds of nodes. • When combined with the ISR 9288, the ISR 9024 can scale topologies to thousands of nodes. 1.5 Identifying the ISR 9096 Interconnect The ISR 9096 InfiniBand interconnect features a fat tree (Clos) topology that provides full bisectional bandwidth for each port. Figure 1-4 shows the front panel view of an ISR 9096 chassis. Figure 1-5 shows the rear panel view of an ISR 9096 chassis. Figure 1-4 ISR9096 Interconnect Front Panel View 1.5 Identifying the ISR 9096 Interconnect 23