HP ProLiant DL170e HP ProLiant DL170e G6 Server Maintenance and Service Guide - Page 124

DDR2 Mini-DIMM Cache Module, Description, Function

Get HP ProLiant DL170e - G6 Server PDF manuals and user guides View all HP ProLiant DL170e manuals
Add to My Manuals
Save this manual to your list of manuals

Page 124 highlights

DDR2 Mini-DIMM Cache Module The DDR2 Mini-DIMM cache module is specifically designed for the smart array controller boards. It is a new write-caching solution using NAND flash and super-capacitors instead of batteries. When a panic power loss occurs, the on-board FPGA copies data trapped in the DRAM to the on-board NAND flash devices for indefinite data retention. The super-capacitors supply the energy needed to power the cache module system when performing the data movement (backup) operation. When the system power is present, the FPGA on the DDR2 Mini-DIMM cache module is in its idle state. When the system power is lost, the FPGA assumes control of the bus and begins moving data from the DRAMs to the non-volatile flash memory. Upon the next power up, the FPGA then restores the cache by moving data from the flash memory to the DRAMs. The DDR2 Mini-DIMM cache module is connected to the 244-pin Mini-DIMM connector on the smart array controller boards as shown in Figure 57 and Figure 97. The following figure shows the cache module. Figure 124 DDR2 Mini-DIMM Cache Module Item Description 1 Super-capacitor connector Function Connection with the cable of the super-capacitor pack NOTE: The following removing and reinstalling procedures use the smart array P212 controller board as example to describe how to remove and install the DDR2 Mini-DIMM cache module from/to the smart array controller board. The smart array P410 controller board shares the same procedures with P212 regarding the operation procedures of this cache module. To remove the DDR2 Mini-DIMM cache module: The removal of the cache module is performed after the smart array controller board is detached from the PCIe cage. For detailed information about removing the smart array controller board, please refer to removing procedures in Smart Array Controller Boards. 1. Completely open the holding clips securing the cache module. 2. Gently pull the cache module outward to remove it from the slot. Removal and replacement procedures 124

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
Removal and replacement procedures
124
DDR2 Mini-DIMM Cache Module
The DDR2 Mini-DIMM cache module is specifically designed for the smart array controller boards. It is
a new write-caching solution using NAND flash and super-capacitors instead of batteries. When a
panic power loss occurs, the on-board FPGA copies data trapped in the DRAM to the on-board
NAND flash devices for indefinite data retention. The super-capacitors supply the energy needed to
power the cache module system when performing the data movement (backup) operation.
When the system power is present, the FPGA on the DDR2 Mini-DIMM cache module is in its idle
state. When the system power is lost, the FPGA assumes control of the bus and begins moving data
from the DRAMs to the non-volatile flash memory. Upon the next power up, the FPGA then restores the
cache by moving data from the flash memory to the DRAMs.
The DDR2 Mini-DIMM cache module is connected to the 244-pin Mini-DIMM connector on the smart
array controller boards as shown in Figure 57 and Figure 97.
The following figure shows the cache module.
Figure 124
DDR2 Mini-DIMM Cache Module
Item
Description
Function
1
Super-capacitor connector
Connection with the cable of the super-capacitor pack
NOTE:
The following removing and reinstalling procedures use the smart array P212 controller
board as example to describe how to remove and install the DDR2 Mini-DIMM cache module
from/to the smart array controller board. The smart array P410 controller board shares the same
procedures with P212 regarding the operation procedures of this cache module.
To remove the DDR2 Mini-DIMM cache module:
The removal of the cache module is performed after the smart array controller board is detached from
the PCIe cage. For detailed information about removing the smart array controller board, please refer
to removing procedures in Smart Array Controller Boards.
1.
Completely open the holding clips securing the cache module.
2.
Gently pull the cache module outward to remove it from the slot.