Intel BX80605I7870 Data Sheet - Page 28
Table 2-12., Device 5, Function 0: Integrated Memory Controller Channel 1, Control Registers
UPC - 735858210461
View all Intel BX80605I7870 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 28 highlights
Register Description Table 2-12. Device 5, Function 0: Integrated Memory Controller Channel 1 Control Registers DID PCISTS CCR HDR VID PCICMD RID SID SVID MC_CHANNEL_1_DIMM_RESET_CMD MC_CHANNEL_1_DIMM_INIT_CMD MC_CHANNEL_1_DIMM_INIT_PARAMS MC_CHANNEL_1_DIMM_INIT_STATUS MC_CHANNEL_1_DDR3CMD MC_CHANNEL_1_REFRESH_THROTTLE_SUPPORT MC_CHANNEL_1_MRS_VALUE_0_1 MC_CHANNEL_1_MRS_VALUE_2 MC_CHANNEL_1_RANK_PRESENT 00h 04h 08h 0Ch 10h 14h 18h 1Ch 20h 24h 28h 2Ch 30h 34h 38h 3Ch 40h 44h 48h 4Ch 50h 54h 58h 5Ch 60h 64h 68h 6Ch 70h 74h 78h 7Ch MC_CHANNEL_1_RANK_TIMING_A MC_CHANNEL_1_RANK_TIMING_B MC_CHANNEL_1_BANK_TIMING MC_CHANNEL_1_REFRESH_TIMING MC_CHANNEL_1_CKE_TIMING MC_CHANNEL_1_ZQ_TIMING MC_CHANNEL_1_RCOMP_PARAMS MC_CHANNEL_1_ODT_PARAMS1 MC_CHANNEL_1_ODT_PARAMS2 MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_RD MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_RD MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_WR MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_WR MC_CHANNEL_1_WAQ_PARAMS MC_CHANNEL_1_SCHEDULER_PARAMS MC_CHANNEL_1_MAINTENANCE_OPS MC_CHANNEL_1_TX_BG_SETTINGS MC_CHANNEL_1_RX_BGF_SETTINGS MC_CHANNEL_1_EW_BGF_SETTINGS MC_CHANNEL_1_EW_BGF_OFFSET_SETTINGS MC_CHANNEL_1_ROUND_TRIP_LATENCY MC_CHANNEL_1_PAGETABLE_PARAMS1 MC_CHANNEL_1_PAGETABLE_PARAMS2 MC_TX_BG_CMD_DATA_RATIO_SETTING_CH1 MC_TX_BG_CMD_OFFSET_SETTINGS_CH1 MC_TX_BG_DATA_OFFSET_SETTINGS_CH1 MC_CHANNEL_1_ADDR_MATCH MC_CHANNEL_1_ECC_ERROR_MASK MC_CHANNEL_1_ECC_ERROR_INJECT 80h 84h 88h 8Ch 90h 94h 98h 9Ch A0h A4h A8h ACh B0h B4h B8h BCh C0h C4h C8h CCh D0h D4h D8h DCh E0h E4h E8h ECh F0h F4h F8h FCh 28 Datasheet