Intel BX80605I7870 Data Sheet - Page 92

Memory Thermal Control

Page 92 highlights

Register Description 2.13 2.13.1 2.13.2 Memory Thermal Control MC_THERMAL_CONTROL0 MC_THERMAL_CONTROL1 MC_THERMAL_CONTROL2 Controls for the Integrated Memory Controller thermal throttle logic for each channel. Device: 4, 5, 6 Function: 3 Offset: 48h Access as a Dword Bit Type Reset Value Description 2 RW 1:0 RW APPLY_SAFE. 1 Enable the application of safe values while MC_THERMAL_PARAMS_B.SAFE_INTERVAL is exceeded. THROTTLE_MODE. S elects throttling mode. 00 = Throttle disabled 01 = Open Loop: Throttle when Virtual Temperature is greater than 0 MC_THROTTLE_OFFSET. 10 = Closed Loop: Throttle when MC_CLOSED_LOOP.THROTTLE_NOW is set. 11 = Closed Loop: Throttle when MC_DDR_THERM_COMMAND.THROTTLE is set and the MC_DDR_THERM pin is asserted OR OLTT will be implemented (Condition 1). MC_THERMAL_STATUS0 MC_THERMAL_STATUS1 MC_THERMAL_STATUS2 Status registers for the thermal throttling logic for each channel. Device: 4, 5, 6 Function: 3 Offset: 4Ch Access as a Dword Bit 29:4 3:0 Type RO RO Reset Value 0 0 Description CYCLES_THROTTLED. The number of throttle cycles, in increments of 256 Dclks, triggered in any rank in the last SAFE_INTERVAL number of ZQs. RANK_TEMP. The bit specifies whether the rank is above throttling threshold. 92 Datasheet

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98

Register Description
92
Datasheet
2.13
Memory Thermal Control
2.13.1
MC_THERMAL_CONTROL0
MC_THERMAL_CONTROL1
MC_THERMAL_CONTROL2
Controls for the Integrated Memory Controller thermal throttle logic for each channel.
2.13.2
MC_THERMAL_STATUS0
MC_THERMAL_STATUS1
MC_THERMAL_STATUS2
Status registers for the thermal throttling logic for each channel.
Device:
4, 5, 6
Function: 3
Offset:
48h
Access as a Dword
Bit
Type
Reset
Value
Description
2
RW
1
APPLY_SAFE.
Enable the application of safe values while
MC_THERMAL_PARAMS_B.SAFE_INTERVAL is exceeded.
1:0
RW
0
THROTTLE_MODE
. S
elects throttling mode.
00 = Throttle disabled
01 = Open Loop: Throttle when Virtual Temperature is greater than
MC_THROTTLE_OFFSET.
10 = Closed Loop: Throttle when MC_CLOSED_LOOP.THROTTLE_NOW is set.
11 = Closed Loop: Throttle when MC_DDR_THERM_COMMAND.THROTTLE is set
and the MC_DDR_THERM pin is asserted OR OLTT will be implemented
(Condition 1).
Device:
4, 5, 6
Function: 3
Offset:
4Ch
Access as a Dword
Bit
Type
Reset
Value
Description
29:4
RO
0
CYCLES_THROTTLED.
The number of throttle cycles, in increments of 256 Dclks, triggered in any rank
in the last SAFE_INTERVAL number of ZQs.
3:0
RO
0
RANK_TEMP.
The bit specifies whether the rank is above throttling threshold.