HP Superdome SX2000 User Service Guide, Seventh Edition - HP Integrity Superdo - Page 48

Server Errors, GB memory per cell with 256 MB SDRAMs 1 GB DIMMs

Page 48 highlights

• Minimum of one cell • Maximum of eight cells Dual-Cabinet System: • Six to 64 CPU cores per complex with single-core processors • Twelve to 128 CPU cores per complex with dual-core processors • Minimum of three cells • Maximum of 16 cells • No master/checker support for dual-core processors The rules for mixing processors are as follows: • No mixing of frequencies on a cell or within a partition • No mixing of cache sizes on a cell or within a partition • No mixing of major steppings on a cell or within a partition • Support for Itanium and PA-RISC processors within the same complex, but not in the same partition • Maximum of 32 DIMMs per cell • 32 GB memory per cell with 256 MB SDRAMs (1 GB DIMMs) • 64 GB memory per cell with 512 MB SDRAMs (2 GB DIMMs) • DIMM mixing is allowed Server Errors To support high availability (HA), the new chipset includes functionality for error correction, detection and recovery. Errors in the new chipset are divided into the following categories: • nPartition access • Hardware correctable • Global shared memory • Hardware uncorrectable • Fatal blocking time-out • Deadlock recovery errors These categories are listed in increasing severity, ranging from hardware partition access errors, which are caused by software or hardware running in another partition, to deadlock recovery errors, which indicate a serious hardware failure that requires a reset of the cell to recover. The term software refers to privileged code, such as PDC or the OS, but not to user code. The sx2000 chipset supports the nPartition concept, where user and software errors in one nPartition cannot affect another nPartition. 48 Overview

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200

Minimum of one cell
Maximum of eight cells
Dual-Cabinet System:
Six to 64 CPU cores per complex with single-core processors
Twelve to 128 CPU cores per complex with dual-core processors
Minimum of three cells
Maximum of 16 cells
No master/checker support for dual-core processors
The rules for mixing processors are as follows:
No mixing of frequencies on a cell or within a partition
No mixing of cache sizes on a cell or within a partition
No mixing of major steppings on a cell or within a partition
Support for Itanium and PA-RISC processors within the same complex, but not in the same
partition
Maximum of 32 DIMMs per cell
32 GB memory per cell with 256 MB SDRAMs (1 GB DIMMs)
64 GB memory per cell with 512 MB SDRAMs (2 GB DIMMs)
DIMM mixing is allowed
Server Errors
To support high availability (HA), the new chipset includes functionality for error correction,
detection and recovery. Errors in the new chipset are divided into the following categories:
nPartition access
Hardware correctable
Global shared memory
Hardware uncorrectable
Fatal blocking time-out
Deadlock recovery errors
These categories are listed in increasing severity, ranging from hardware partition access errors,
which are caused by software or hardware running in another partition, to deadlock recovery
errors, which indicate a serious hardware failure that requires a reset of the cell to recover. The
term software refers to privileged code, such as PDC or the OS, but not to user code. The sx2000
chipset supports the nPartition concept, where user and software errors in one nPartition cannot
affect another nPartition.
48
Overview