Intel S1200BTL Product Specification - Page 117

CMOS Clear and Password Reset Usage Procedure - bios recovery

Get Intel S1200BTL PDF manuals and user guides View all Intel S1200BTL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 117 highlights

Intel®Server Board S1200BT TPS Jumper Blocks Figure 47. Jumper Blocks (J2G1, J1G1, J1H3, and J2J1) on S1200BTS Table 43. Server Board Jumpers (J2G1, J1G1, J1H3, and J2J1) on S1200BTS Jumper Name Pins J1H3: CMOS 1-2 Clear 2-3 J1J2: ME Force 1-2 Update 2-3 J1G1: 1-2 Password Clear 2-3 J2G1: BIOS 1-2 Recovery 2-3 System Results These pins should have a jumper in place for normal system operation. (Default) If these pins are jumpered with AC power plugged, the CMOS settings are cleared within five seconds. These pins should not be jumpered for normal operation. ME Firmware Force Update Mode - Disabled (Default) ME Firmware Force Update Mode - Enabled These pins should have a jumper in place for normal system operation. (Default) If these pins are jumpered, administrator and user passwords are cleared within 5-10 seconds after the system is powered on. These pins should not be jumpered for normal operation. These pins should have a jumper in place for normal system operation. (Default) Given that the main system BIOS will not boot with these pins jumpered, system can only boot from EFI-bootable recovery media with the recovery BIOS image. 8.1 CMOS Clear and Password Reset Usage Procedure The CMOS Clear and Password Reset recovery features are designed such that the desired operation can be achieved with minimal system downtime. The usage procedure for these two Revision 1.0 105 Intel order number G13326-003

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
Intel®
Server Board S1200BT TPS
Jumper Blocks
Revision 1.0
Intel order number G13326-003
105
Figure 47. Jumper Blocks (J2G1, J1G1, J1H3, and J2J1) on S1200BTS
Table 43. Server Board Jumpers (J2G1, J1G1, J1H3, and J2J1) on S1200BTS
Jumper Name
Pins
System Results
J1H3: CMOS
Clear
1-2
These pins should have a jumper in place for normal system operation. (Default)
2-3
If these pins are jumpered with AC power plugged, the CMOS settings are cleared within
five seconds. These pins should not be jumpered for normal operation.
J1J2: ME Force
Update
1-2
ME Firmware Force Update Mode
–
Disabled (Default)
2-3
ME Firmware Force Update Mode
–
Enabled
J1G1:
Password Clear
1-2
These pins should have a jumper in place for normal system operation. (Default)
2-3
If these pins are jumpered, administrator and user passwords are cleared within 5-10
seconds after the system is powered on. These pins should not be jumpered for normal
operation.
J2G1: BIOS
Recovery
1-2
These pins should have a jumper in place for normal system operation. (Default)
2-3
Given that the main system BIOS will not boot with these pins jumpered, system can only
boot from EFI-bootable recovery media with the recovery BIOS image.
8.1
CMOS Clear and Password Reset Usage Procedure
The CMOS Clear and Password Reset recovery features are designed such that the desired
operation can be achieved with minimal system downtime. The usage procedure for these two