Intel S1200BTL Product Specification - Page 126
Capacitive Loading, Closed-loop Stability, Common Mode Noise, Ripple/Noise, Timing Requirements
View all Intel S1200BTL manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 126 highlights
Design and Environmental Specifications Intel®Server Board S1200BT TPS Output +5 VSB ∆ Step Load Size (See note 2) 0.5 A Load Slew Rate 0.25 A/µsec Test capacitive Load 20 µF Note: Step loads on each 12 V output may happen simultaneously and should be tested that way. 10.3.6 Capacitive Loading The power supply is stable and meets all requirements with the following capacitive loading ranges. Table 50. Capacitve Loading Conditions Output +3.3 V +5 V +12 V -12 V +5 VSB Minimum 100 400 500 1 20 Maximum 2200 2200 2200 350 350 Units µF µF µF µF µF 10.3.7 Closed-loop Stability The power supply is unconditionally stable under all line/load/transient load conditions including capacitive load ranges. A minimum of 45°phase margin and -10 dB-gain margin is required. The power supply manufacturer provides proof of the unit's closed-loop stability with local sensing through the submission of Bode plots. Closed-loop stability is ensured at the maximum and minimum loads as applicable. 10.3.8 Common Mode Noise The Common Mode noise on any output does not exceed 350 mV pk-pk over the frequency band of 10 Hz to 20 MHz. The measurement is made across a 100Ω resistor between each of the DC outputs, including ground, at the DC power connector and chassis ground (power subsystem enclosure). The test setup uses a FET probe such as Tektronix* model P6046 or equivalent. 10.3.9 Ripple/Noise The maximum allowed ripple/noise output of the power supply is defined in the following table. This is measured over a bandwidth of 0 Hz to 20 MHz at the power supply output connectors. A 10 F tantalum capacitor is placed in parallel with a 0.1 F ceramic capacitor at the point of measurement. Table 51. Ripple and Noise +3.3 V 50 mVp-p +5 V 50 mVp-p +12 V 120 mVp-p -12 V 120 mVp-p +5 VSB 50 mVp-p 10.3.10 Timing Requirements The timing requirements for the power supply operation are as follows: 114 Revision 1.0 Intel order number G13326-003