Intel S1200BTL Product Specification - Page 127

Intel®, Server Board S1200BT TPS, Design and Environmental Specifications, Revision 1.0, Intel order

Get Intel S1200BTL PDF manuals and user guides View all Intel S1200BTL manuals
Add to My Manuals
Save this manual to your list of manuals

Page 127 highlights

Intel®Server Board S1200BT TPS Design and Environmental Specifications  The output voltages must rise from 10% to within regulation limits (Tvout_rise) within 5 ms to 70 ms, except for 5 VSB, in which case it is allowed to rise from 1.0 ms to 25 ms.  The +3.3 V, +5 V, and +12 V output voltages should start to rise approximately at the same time.  All outputs must rise monotonically.  The +5 V output must be greater than the +3.3 V output during any point of the voltage rise.  The +5 V output must never be greater than the +3.3 V output by more than 2.25 V.  Each output voltage should reach regulation within 50 ms (Tvout_on) of each other when the power supply is turned on.  Each output voltage should fall out of regulation within 400 msec (Tvout_off) of each other when the power supply is turned off. Figure 49 and Figure 50 shows the timing requirements for the power supply being turned on and off via the AC input with PSON held low and the PSON signal with the AC input applied. Item Tvout_rise Tvout_on Tvout_off Note: 1. Table 52. Output Voltage Timing Description Output voltage rise time from each main output. All main outputs must be within regulation of each other within this time. All main outputs must leave regulation within this time. Minimum 5.01 Maximum 701 50 700 The 5 VSB output voltage rise time should be from 1.0 ms to 25.0 ms. Units Msec Msec Msec Figure 49. Output Voltage Timing Revision 1.0 115 Intel order number G13326-003

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
Intel®
Server Board S1200BT TPS
Design and Environmental Specifications
Revision 1.0
Intel order number G13326-003
115
The output voltages must rise from 10% to within regulation limits (T
vout_rise
) within 5 ms
to 70 ms, except for 5 VSB, in which case it is allowed to rise from 1.0 ms to 25 ms.
The +3.3 V, +5 V, and +12 V output voltages should start to rise approximately at the
same time.
All outputs must rise monotonically.
The +5 V output must be greater than the +3.3 V output during any point of the
voltage rise.
The +5 V output must never be greater than the +3.3 V output by more than 2.25 V.
Each output voltage should reach regulation within 50 ms (T
vout_on
) of each other when
the power supply is turned on.
Each output voltage should fall out of regulation within 400 msec (T
vout_off
) of each other
when the power supply is turned off.
Figure 49 and Figure 50 shows the timing requirements for the power supply being turned on
and off via the AC input with PSON held low and the PSON signal with the AC input applied.
Table 52. Output Voltage Timing
Item
Description
Minimum
Maximum
Units
T
vout_rise
Output voltage rise time from each main output.
5.01
701
Msec
T
vout_on
All main outputs must be within regulation of each
other within this time.
50
Msec
T
vout_off
All main outputs must leave regulation within this
time.
700
Msec
Note:
1.
The 5 VSB output voltage rise time should be from 1.0 ms to 25.0 ms.
Figure 49. Output Voltage Timing