IBM 887022X Maintenance Manual - Page 84

Testing, scalability, cabling

Page 84 highlights

The secondary display in the following example begins with ″Memory″: This_______ Connectd_to Ext Is Has Port Trans Recei Error no Chip_._Port Chip_._Port Int Ready Cable Speed Error Error Count Memory: 07 Memory_1.P0 PCI-X__1.P0 Int yes yes 1000 MHz no no 00 08 Memory_1.P1 PCI-X__2.P0 Int yes yes 500 MHz no no 00 09 Memory_2.P0 PCI-X__2.P1 Int yes yes 500 MHz no no 00 10 Memory_2.PB RXE100_B.PB Ext yes yes 500 MHz no no 00 PCI-X: 11 PCI-X__1.P0 Memory_1.P0 Int yes yes 1000 MHz no no 00 12 PCI-X__1.PA Ext yes yes 250 MHz no no 00 13 PCI-X__2.P0 Memory_1.P1 Int yes yes 500 MHz no no 00 14 PCI-X__2.P1 Memory_2.P0 Int yes yes 500 MHz no no 00 RXE100: 15 RXE100_B.P1 Int yes yes 250 MHz no no 00 16 RXE100_B.PB Memory_2.PB Ext yes yes 500 MHz no no 00 In line number 12, Port A is shown as ″Ready″, but the ″Connected_to″ is unknown. In line number 10, Port B is shown as ″Connected_to″ RXE100 Side B, Port B. In line number 15, Port 1 is the internal port connecting to Side A, and it is ″Ready″. Testing the scalability and RXE cabling There are 12 ports on each xSeries 445 chassis that can be tested: 1. The six scalability ports 2. The two RIOG ports (Port A and Port B) 3. The four ports on the Remote Expansion Enclosure: a. The two internal ports (Port A and Port B) b. The two internal ports (between Side A and Side B) Depending on the BIOS determination of what is present on the system, some of the ports will not be selectable (greyed out), shown with a Note: When starting the diagnostic programs, make sure that Esc is pressed on the primary server first (see step 2 on page 70 of "Starting the diagnostic programs" on page 70). The merge must be bypassed on the primary server first. If Esc is pressed on the secondary server first, some ports will be disabled, greying out the test for those ports. v If SMP2 is not present, all 4 entries under SMP2 will be greyed out. v If RXE100 is not present, all 4 RXE100 entries will be greyed out; or, if either side is not present, that side will be greyed out. (The SideB shown below is not present.) v If the port being tested blocks access to the chip controlling that port, that entry will be greyed out. An example is shown below, ″RXE100, SideA Port″. Testing that port will drive traffic on the cable between SideA and the xSeries 445 so that the Summit chip on the RXE100 cannot be accessed to stop the test. 74 xSeries 445 Type 8870: Hardware Maintenance Manual and Troubleshooting Guide

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264
  • 265
  • 266
  • 267
  • 268
  • 269
  • 270
  • 271
  • 272
  • 273
  • 274
  • 275
  • 276
  • 277
  • 278
  • 279
  • 280
  • 281
  • 282
  • 283
  • 284
  • 285
  • 286
  • 287
  • 288
  • 289
  • 290
  • 291
  • 292
  • 293
  • 294
  • 295
  • 296
  • 297
  • 298
  • 299
  • 300
  • 301
  • 302
  • 303
  • 304
  • 305
  • 306
  • 307
  • 308
  • 309
  • 310
  • 311
  • 312
  • 313
  • 314
  • 315
  • 316
  • 317
  • 318
  • 319
  • 320
  • 321
  • 322
  • 323
  • 324

The
secondary
display
in
the
following
example
begins
with
Memory
:
=================================================================================
This_______
Connectd_to
Ext
Is
Has
Port
Trans
Recei
Error
no
Chip_._Port
Chip_._Port
Int
Ready
Cable
Speed
Error
Error
Count
--
-----------
-----------
---
-----
-----
-----
-----
-----
-----
Memory:
07
Memory_1.P0
PCI-X__1.P0
Int
yes
yes
1000
MHz
no
no
00
08
Memory_1.P1
PCI-X__2.P0
Int
yes
yes
500
MHz
no
no
00
09
Memory_2.P0
PCI-X__2.P1
Int
yes
yes
500
MHz
no
no
00
10
Memory_2.PB
RXE100_B.PB
Ext
yes
yes
500
MHz
no
no
00
PCI-X:
11
PCI-X__1.P0
Memory_1.P0
Int
yes
yes
1000
MHz
no
no
00
12
PCI-X__1.PA
...........
Ext
yes
yes
250
MHz
no
no
00
13
PCI-X__2.P0
Memory_1.P1
Int
yes
yes
500
MHz
no
no
00
14
PCI-X__2.P1
Memory_2.P0
Int
yes
yes
500
MHz
no
no
00
RXE100:
15
RXE100_B.P1
...........
Int
yes
yes
250
MHz
no
no
00
16
RXE100_B.PB
Memory_2.PB
Ext
yes
yes
500
MHz
no
no
00
================================================================================
In
line
number
12,
Port
A
is
shown
as
Ready
,
but
the
Connected_to
is
unknown.
In
line
number
10,
Port
B
is
shown
as
Connected_to
RXE100
Side
B,
Port
B.
In
line
number
15,
Port
1
is
the
internal
port
connecting
to
Side
A,
and
it
is
Ready
.
Testing
the
scalability
and
RXE
cabling
There
are
12
ports
on
each
xSeries
445
chassis
that
can
be
tested:
1.
The
six
scalability
ports
2.
The
two
RIOG
ports
(Port
A
and
Port
B)
3.
The
four
ports
on
the
Remote
Expansion
Enclosure:
a.
The
two
internal
ports
(Port
A
and
Port
B)
b.
The
two
internal
ports
(between
Side
A
and
Side
B)
Depending
on
the
BIOS
determination
of
what
is
present
on
the
system,
some
of
the
ports
will
not
be
selectable
(greyed
out),
shown
with
a
.........
:
Note:
When
starting
the
diagnostic
programs,
make
sure
that
Esc
is
pressed
on
the
primary
server
first
(see
step
2
on
page
70
of
“Starting
the
diagnostic
programs”
on
page
70).
The
merge
must
be
bypassed
on
the
primary
server
first.
If
Esc
is
pressed
on
the
secondary
server
first,
some
ports
will
be
disabled,
greying
out
the
test
for
those
ports.
v
If
SMP2
is
not
present,
all
4
entries
under
SMP2
will
be
greyed
out.
v
If
RXE100
is
not
present,
all
4
RXE100
entries
will
be
greyed
out;
or,
if
either
side
is
not
present,
that
side
will
be
greyed
out.
(The
SideB
shown
below
is
not
present.)
v
If
the
port
being
tested
blocks
access
to
the
chip
controlling
that
port,
that
entry
will
be
greyed
out.
An
example
is
shown
below,
RXE100,
SideA
Port
.
Testing
that
port
will
drive
traffic
on
the
cable
between
SideA
and
the
xSeries
445
so
that
the
Summit
chip
on
the
RXE100
cannot
be
accessed
to
stop
the
test.
74
xSeries
445
Type
8870:
Hardware
Maintenance
Manual
and
Troubleshooting
Guide