AMD AMD-K6-2/500AFX Data Sheet - Page 162
Inquire and Bus Arbitration Cycles, Hold and Hold Acknowledge Cycle, Hold and Hold
![]() |
View all AMD AMD-K6-2/500AFX manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 162 highlights
AMD-K6®-2 Processor Data Sheet Preliminary Information 21850J/0-February 2000 5.5 Inquire and Bus Arbitration Cycles Hold and Hold Acknowledge Cycle The AMD-K6-2 processor provides built-in level-one data and instruction caches. Each cache is 32 Kbytes and two-way set-associative. The system logic or other bus master devices can initiate an inquire cycle to maintain cache/memory coherency. In response to the inquire cycle, the processor compares the inquire address with its cache tag addresses in both caches, and, if necessary, updates the MESI state of the cache line and performs writebacks to memory. An inquire cycle can be initiated by asserting AHOLD, BOFF#, or HOLD. AHOLD is exclusively used to support inquire cycles. During AHOLD-initiated inquire cycles, the processor only floats the address bus. BOFF# provides the fastest access to the bus because it aborts any processor cycle that is in-progress, whereas AHOLD and HOLD both permit an in-progress bus cycle to complete. During HOLD-initiated and BOFF#-initiated inquire cycles, the processor floats all of its bus-driving signals. The system logic or another bus device can assert HOLD to initiate an inquire cycle or to gain full control of the bus. When the AMD-K6-2 processor samples HOLD asserted, it completes any in-progress bus cycle and asserts HLDA to acknowledge release of the bus. The processor floats the following signals off the same clock edge that HLDA is asserted: s A[31:3] s ADS# s AP# s BE[7:0]# s CACHE# s D[63:0] s D/C# s DP[7:0] s LOCK# s M/IO# s PCD s PWT s SCYC s W/R# Figure 61 shows a basic HOLD/HLDA operation. In this example, the processor samples HOLD asserted during the memory read cycle. It continues the current memory read cycle until BRDY# is sampled asserted. The processor drives HLDA and floats its outputs one clock edge after the last BRDY# of the cycle is sampled asserted. The system logic can assert HOLD for as long as it needs to utilize the bus. The processor samples 142 Bus Cycles Chapter 5
![](/manual_guide/products/amd-amdk62500afx-data-sheet-ba4f528/162.png)