AMD AMD-K6-2/500AFX Data Sheet - Page 69
Exceptions and Interrupts, Gate Descriptor, Table 11.
View all AMD AMD-K6-2/500AFX manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 69 highlights
21850J/0-February 2000 Preliminary Information AMD-K6®-2 Processor Data Sheet Reserved Symbol P DPL DT Type Description Present/Valid Bit Descriptor Privilege Level Descriptor Type See Table 10 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bits 15 14-13 12 11-8 Offset 31-16 P DPL 0 Type Segment Selector Offset 15-0 Figure 46. Gate Descriptor Exceptions and Interrupts Table 11 summarizes the exceptions and interrupts. Table 11. Summary of Exceptions and Interrupts Interrupt Number Interrupt Type Cause 0 Divide by Zero Error DIV, IDIV 1 Debug Debug trap or fault 2 Non-Maskable Interrupt NMI signal sampled asserted 3 Breakpoint Int 3 4 Overflow INTO 5 Bounds Check BOUND 6 Invalid Opcode Invalid instruction 7 Device Not Available ESC and WAIT 8 Double Fault Fault occurs while handling a fault 9 Reserved - Interrupt 13 - 10 Invalid TSS Task switch to an invalid segment 11 Segment Not Present Instruction loads a segment and present bit is 0 (invalid segment) 12 Stack Segment Stack operation causes limit violation or present bit is 0 13 General Protection Segment related or miscellaneous invalid actions 14 Page Fault Page protection violation or a reference to missing page 16 Floating-Point Error Arithmetic error generated by floating-point instruction 17 Alignment Check Data reference to an unaligned operand. (The AC flag and the AM bit of CR0 are set to 1.) 0-255 Software Interrupt INT n Chapter 3 Software Environment 49