Intel BFCBASE Data Sheet - Page 129
Cache Data
UPC - 735858197373
View all Intel BFCBASE manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 129 highlights
Features 7.4.3.3.6 Note: MINV: Minimum Core Voltage This location contains the minimum Processor Core voltage. This field, rounded to the next thousandth, is in mV and is reflected in hex. The minimum VCC reflected in this field is the minimum allowable voltage assuming the FMB maximum current draw. Writes to this register have no effect. The minimum core voltage value in offset 21 - 22h is a single value that assumes the FMB maximum current draw. Refer to Table 2-10 and Table 2-11 for the minimum core voltage specifications based on actual real-time current draw. Example: A voltage of 1.000 V minimum core voltage would contain 03E8h (1000 decimal) in Offset 21 - 22h. Offset: 21h-22h Bit 15:0 Minimum Core Voltage 0000h-FFFFh: mV Description 7.4.3.3.7 TCASE: TCASE Maximum This location provides the maximum TCASE for the processor. The field reflects temperature in degrees Celsius in hex format. This data can be found in Section 6. The thermal specifications are specified at the case Integrated Heat Spreader (IHS).Writes to this register have no effect. Example: A temperature of 66C would contain 42h (66 decimal) in Offset 23h. 7.4.3.3.8 Offset: 23h Bit 7:0 TCASE Maximum 00h-FFh: Degrees Celsius Description PCDCKS: Processor Core Data Checksum This location provides the checksum of the Processor Core Data Section. Writes to this register have no effect. 7.4.3.4 Offset: 24h Bit Description 7:0 Processor Core Data Checksum One Byte Checksum of the Processor Core Data Section 00h- FFh: See Section 7.4.4 for calculation of the value Cache Data This section contains cache-related data. Document Number: 318080-002 129