Intel BFCBASE Data Sheet - Page 4

Features, Boxed Processor Specifications, Debug Tools Specifications

Page 4 highlights

6.2.3 Thermal Monitor 2 104 6.2.4 On-Demand Mode 105 6.2.5 PROCHOT# Signal 106 6.2.6 FORCEPR# Signal 106 6.2.7 THERMTRIP# Signal 106 6.3 Platform Environment Control Interface (PECI 107 6.3.1 Introduction 107 6.3.2 PECI Specifications 108 7 Features ...111 7.1 Power-On Configuration Options 111 7.2 Clock Control and Low Power States 111 7.2.1 Normal State 112 7.2.2 HALT or Extended HALT State 112 7.2.3 Stop-Grant State 114 7.2.4 Extended HALT Snoop or HALT Snoop State, Stop Grant Snoop State 115 7.3 Enhanced Intel SpeedStep® Technology 115 7.4 System Management Bus (SMBus) Interface 116 7.4.1 SMBus Device Addressing 117 7.4.2 PIROM and Scratch EEPROM Supported SMBus Transactions 118 7.4.3 Processor Information ROM (PIROM 119 7.4.4 Checksums 137 7.4.5 Scratch EEPROM 137 8 Boxed Processor Specifications 139 8.1 Introduction ...139 8.2 Thermal Specifications 139 8.2.1 Boxed Processor Cooling Requirements 139 9 Debug Tools Specifications 141 9.1 Debug Port System Requirements 141 9.2 Logic Analyzer Interface (LAI 141 9.2.1 Mechanical Considerations 141 9.2.2 Electrical Considerations 142 4 Document Number: 318080-002

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142

4
Document Number: 318080-002
6.2.3
Thermal Monitor 2
................................................................................
104
6.2.4
On-Demand Mode
.................................................................................
105
6.2.5
PROCHOT# Signal
................................................................................
106
6.2.6
FORCEPR# Signal
.................................................................................
106
6.2.7
THERMTRIP# Signal
..............................................................................
106
6.3
Platform Environment Control Interface (PECI)
....................................................
107
6.3.1
Introduction
.........................................................................................
107
6.3.2
PECI Specifications
...............................................................................
108
7
Features
................................................................................................................
111
7.1
Power-On Configuration Options
........................................................................
111
7.2
Clock Control and Low Power States
...................................................................
111
7.2.1
Normal State
.......................................................................................
112
7.2.2
HALT or Extended HALT State
.................................................................
112
7.2.3
Stop-Grant State
..................................................................................
114
7.2.4
Extended HALT Snoop or HALT Snoop State, Stop Grant
Snoop State
.........................................................................................
115
7.3
Enhanced Intel SpeedStepĀ® Technology
.............................................................
115
7.4
System Management Bus (SMBus) Interface
.......................................................
116
7.4.1
SMBus Device Addressing
......................................................................
117
7.4.2
PIROM and Scratch EEPROM Supported SMBus Transactions
.......................
118
7.4.3
Processor Information ROM (PIROM)
.......................................................
119
7.4.4
Checksums
..........................................................................................
137
7.4.5
Scratch EEPROM
...................................................................................
137
8
Boxed Processor Specifications
..............................................................................
139
8.1
Introduction
....................................................................................................
139
8.2
Thermal Specifications
......................................................................................
139
8.2.1
Boxed Processor Cooling Requirements
....................................................
139
9
Debug Tools Specifications
....................................................................................
141
9.1
Debug Port System Requirements
......................................................................
141
9.2
Logic Analyzer Interface (LAI)
...........................................................................
141
9.2.1
Mechanical Considerations
.....................................................................
141
9.2.2
Electrical Considerations
........................................................................
142