Adaptec 1737100 Programmer Manual - Page 108

Type: R/W, Internal Registers Subgroup: Ethernet Functional Registers, Byte Address, 8C - 8Fh,

Page 108 highlights

AIC-6915 Ethernet LAN Controller Programmer's Manual GPIO Register Type: R/W Internal Registers Subgroup: Ethernet Functional Registers Byte Address: 8C - 8Fh The GPIO register provides for host software control of the GPIO[3:0] pins. Bit(s) 31:28 27:24 23:20 19:16 15:8 7:4 3:0 Table 7-45. GPIO Register Reset rw Value Description/Function r 0 Reserved: Always written as '0'. r/w 1111 GPIOCtrl[3:0]: If any of these bits are set, the corresponding GPIO bit is configured as an input. Otherwise it is an output. r 0 Reserved: Always written as '0'. r/w 0 GPIOOutMode[3:0]: Active only when the corresponding GPIO pin is configured as an output. Bit 0 controls GPIO[0], bit 1 controls GPIO[1], etc. '0' - Regular output. '1' - Open Drain output. r/w 0 GPIOInpMode[7:0]: Active only when the corresponding GPIO pin is configured as an input. Bits [1:0] control GPIO[0], Bits[3:2] control GPIO[1] etc. '00' - Regular input. '01' - Corresponding interrupt status bit is set when the GPIO input is high. '10' - Corresponding interrupt status bit is set when the GPIO input is low. '11' - Corresponding interrupt status bit is set when the GPIO input is changing. r 0 Reserved: Always reads 0. r/w depends GPIOData[3:0]: Reading the port gives the value on the on input GPIO[3:0] pins. Writing the port is effective only for those GPIO value pins configured as outputs. In this case the written value is driven to the output. 7-36

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

7-36
AIC-6915 Ethernet LAN Controller Programmer’s Manual
GPIO Register
Type: R/W
Internal Registers Subgroup: Ethernet Functional Registers
Byte Address:
8C - 8Fh
The
GPIO
register provides for host software control of the
GPIO[3:0]
pins.
Table 7-45. GPIO Register
Bit(s)
rw
Reset
Value
Description/Function
31:28
r
0
Reserved:
Always written as ‘0’.
27:24
r/w
1111
GPIOCtrl[3:0]:
If any of these bits are set, the corresponding
GPIO
bit is configured as an input. Otherwise it is an output.
23:20
r
0
Reserved:
Always written as ‘0’.
19:16
r/w
0
GPIOOutMode[3:0]:
Active only when the corresponding
GPIO
pin is configured as an output. Bit 0 controls
GPIO[0]
, bit 1
controls
GPIO[1]
, etc.
0
’ - Regular output.
1
’ - Open Drain output.
15:8
r/w
0
GPIOInpMode[7:0]:
Active only when the corresponding
GPIO
pin is configured as an input. Bits [1:0] control
GPIO[0]
, Bits[3:2]
control
GPIO[1]
etc.
00
’ - Regular input.
01
’ - Corresponding interrupt status bit is set when the
GPIO
input is high.
10
’ - Corresponding interrupt status bit is set when the
GPIO
input is low.
11
’ - Corresponding interrupt status bit is set when the
GPIO
input is changing.
7:4
r
0
Reserved: Always reads 0.
3:0
r/w
depends
on input
value
GPIOData[3:0]:
Reading the port gives the value on the
GPIO[3:0]
pins. Writing the port is effective only for those GPIO
pins configured as outputs. In this case the written value is driven
to the output.