Adaptec 1737100 Programmer Manual - Page 85

Baseadr0, Exromctl, Exromen

Page 85 highlights

Register Descriptions PCI SubSystemVendor ID Register Type: R Internal Registers Subgroup: PCI Configuration Header Byte Address: 2Ch - 2Dh Bit(s) 15:0 Table 7-19. SubSystemVendor ID Register Reset rw Value Description/Function r 9004h SubSystemVendorID[15:0]: The PCI SubSystem Vendor Identifier register helps to identify the vendor of the add-in board even though the PCI controller has been designed by another vendor and has another Vendors ID. The default value is the Adaptec Vendor ID number, 9004h. This value can be changed to a value read from an external serial EEPROM if BR_A1 pin is '1' when PCI_PCIRST_ is deasserted. PCI SubSystem ID Register Type: R Internal Registers Subgroup: PCI Configuration Header Byte Address: 2Eh - 2Fh Bit(s) 15 14:0 Table 7-20. SubSystem ID Register Reset rw Value Description/Function r 0 64-bit Address Space: For Base Address 0 register bit 2. Setting this bit indicates 64-bit address space. Clearing the bit indicates 32-bit address space. r xxxxh SubSystemID: The PCI SubSystem Identifier register provides the vendors of add-in cards a mechanism to distinguish their cards from one another even though the cards may have the same PCI device ID. This value can be changed to a value read from an external serial EEPROM if BR_A1 pin is '1' when PCI_PCIRST_ is deasserted. Refer to Table 7-35 for the possible default values for the SubSystem ID. PCI EXPROMCTL (Expansion ROM Control) Register Type: R/W Internal Registers Subgroup: PCI Configuration Header Byte Address: 30h - 33h The Expansion ROM Base Address register is used to define the base address, maximum size and access enable control of an external ROM which may be used with a PCI device. The PCI supports an external ROM/EEPROM of 256-KBytes. When an access is made with both BASEADR0 and EXROMCTL address defined region overlaps and EXROMEN is active, the PCI responds with a target-abort. 7-13

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

7-13
Register Descriptions
PCI SubSystemVendor ID Register
Type: R
Internal Registers Subgroup: PCI Configuration Header
Byte Address: 2Ch - 2Dh
PCI SubSystem ID Register
Type: R
Internal Registers Subgroup: PCI Configuration Header
Byte Address: 2Eh - 2Fh
PCI EXPROMCTL (Expansion ROM Control) Register
Type: R/W
Internal Registers Subgroup: PCI Configuration Header
Byte Address: 30h - 33h
The Expansion ROM Base Address register is used to define the base address,
maximum size and access enable control of an external ROM which may be used
with a PCI device. The PCI supports an external ROM/EEPROM of 256-KBytes.
When an access is made with both
BASEADR0
and
EXROMCTL
address defined
region overlaps and
EXROMEN
is active, the PCI responds with a target-abort.
Table 7-19. SubSystemVendor ID Register
Bit(s)
rw
Reset
Value
Description/Function
15:0
r
9004h
SubSystemVendorID[15:0]:
The PCI SubSystem Vendor Identifier
register helps to identify the vendor of the add-in board even
though the PCI controller has been designed by another vendor
and has another Vendors ID. The default value is the Adaptec
Vendor ID number, 9004h. This value can be changed to a value
read from an external serial EEPROM if
BR_A1
pin is ‘1’ when
PCI_PCIRST_
is deasserted.
Table 7-20. SubSystem ID Register
Bit(s)
rw
Reset
Value
Description/Function
15
r
0
64-bit Address Space:
For Base Address 0 register bit 2. Setting
this bit indicates 64-bit address space. Clearing the bit indicates
32-bit address space.
14:0
r
xxxxh
SubSystemID:
The PCI SubSystem Identifier register provides the
vendors of add-in cards a mechanism to distinguish their cards
from one another even though the cards may have the same PCI
device ID. This value can be changed to a value read from an
external serial EEPROM if
BR_A1
pin is ‘1’ when
PCI_PCIRST_
is
deasserted. Refer to Table 7-35 for the possible default values for
the SubSystem ID.