Adaptec 1737100 Programmer Manual - Page 41
bit. Always 3'b101 for Transmit Complete Entry.
UPC - 760884136362
View all Adaptec 1737100 manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 41 highlights
Transmit Architecture If the AIC-6915 is programmed to transmit two words (8 bytes), the second word (bit 6332) is the InterruptStatus register content. Table 3-8. Transmit Completion Queue Entry Type = Transmit Complete Entry 31 29 28 16 15 14 0 Type Transmit Status Pr i Index s Type -3 bit. Always 3'b101 for Transmit Complete Entry. s Transmit Status - 13 bits. The bits are defined as Bit 12: Transmit previously paused. Bit 11: Pause control frame transmitted. Bit 10: Control frame transmitted. Bit 9: Transmit abort due to FIFO underrun. Bit 8: Transmit abort due to long frame. Bit 7: Transmit abort due to late collision. Bit 6: Transmit abort due to excessive collision. Bit 5: Transmit abort due to excessive deferral. Bit 4: Transmit packet deferred. Bit 3: Packet transmitted successfully. Bit 2: Transmit field length out of range error. Bit 1: Transmit field length check error. Bit 0: Transmit CRC error. s Pri - 1 bit. Indicates a high- or low-priority queue. s Index - 15 bits. Descriptor Queue Consumer Index points to the beginning of a packet in the Descriptor Queue. It is an 8-byte index, incremented by 1 every 8 bytes. If the buffer/frame descriptor has a Skip field, the index points to the beginning of the Skip field. If the AIC-6915 is programmed to transmit two words (8 bytes), the second word (bit 6332) is the InterruptStatus register content. Ì 3-11