Adaptec 1737100 Programmer Manual - Page 11

Tables

Page 11 highlights

w w w w Tables Table 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 Receive Buffer Descriptor (One-size, 32-bit Addressing) 2-4 Receive Buffer Descriptor (One-size Buffer, 64-bit Addressing) 2-4 Short (Type 0) Completion Entry 2-6 Basic (Type 1) Completion Descriptor 2-6 Checksum (Type 2) Completion Descriptor 2-6 Full (Type 3) Completion Descriptor 2-6 Receive Completion Descriptor (Word 0) 2-7 Receive Completion Descriptor (Word 1) 2-8 Receive Completion Descriptor (Word 2) 2-9 Receive Completion Descriptor (Word 3) 2-9 3-1 Type 0 Transmit DMA Descriptor (32-bit Addressing Only) 3-6 3-2 End Bit Functionality 3-7 3-3 Intr Bit Functionality 3-7 3-4 Type 1 Transmit DMA Descriptor (32-bit Addressing) 3-8 3-5 Type 2 Transmit DMA Descriptor (64-bit Addressing) 3-9 3-6 Type 4 Transmit DMA Descriptor (32-bit Addressing only) 3-10 3-7 Transmit Completion Queue Entry Type = DMA Complete Entry 3-10 3-8 Transmit Completion Queue Entry Type = Transmit Complete Entry 3-11 4-1 Power Management States 4-8 4-2 Target Response to PCI Commands 4-10 4-3 Address Phase CBE[3:0] Values 4-13 5-1 Status/Control Register 5-3 5-2 Instruction Formats 5-6 6-1 PCI Configuration Header Registers Summary 6-1 6-2 AIC-6915 Functional Registers Summary 6-2 6-3 AIC-6915 Additional PCI Registers Summary 6-4 6-4 AIC-6915 Additional Ethernet Registers Summary 6-4 7-1 Shade Legends 7-1 7-2 AIC-6915 PCI Address Space 7-2 7-3 PCI Vendor ID Register 7-5 7-4 PCI Device ID Register 7-5 7-5 PCI Command Register 7-6 7-6 PCI Status Register 7-7 7-7 Device Revision ID Register 7-9 7-8 Program Interface Register 7-9 7-9 Subclass Register 7-9 Document Title: AIC-6915 Ethernet LAN Controller Programmer's Manual Stock Number: xxxxxx-xx Rev. x Page: Front Matter-ix ix Print Spec Number: xxxxxx-xx Rev. x Current Date: 10/10/98 ECN Date: xx/xx/xx

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

ix
Document Title:
AIC-6915 Ethernet LAN Controller Programmer’s
Manual
Stock Number: xxxxxx-xx Rev. x
Page: Front Matter-ix
Print Spec Number: xxxxxx-xx Rev. x
Current Date: 10/10/98
ECN Date: xx/xx/xx
Table
▼▼▼▼
Tables
2-1
Receive Buffer Descriptor (One-size, 32-bit Addressing)
2-4
2-2
Receive Buffer Descriptor (One-size Buffer, 64-bit Addressing)
2-4
2-3
Short (Type 0) Completion Entry
2-6
2-4
Basic (Type 1) Completion Descriptor
2-6
2-5
Checksum (Type 2) Completion Descriptor
2-6
2-6
Full (Type 3) Completion Descriptor
2-6
2-7
Receive Completion Descriptor (Word 0)
2-7
2-8
Receive Completion Descriptor (Word 1)
2-8
2-9
Receive Completion Descriptor (Word 2)
2-9
2-10
Receive Completion Descriptor (Word 3)
2-9
3-1
Type 0 Transmit DMA Descriptor (32-bit Addressing Only)
3-6
3-2
End Bit Functionality
3-7
3-3
Intr Bit Functionality
3-7
3-4
Type 1 Transmit DMA Descriptor (32-bit Addressing)
3-8
3-5
Type 2 Transmit DMA Descriptor (64-bit Addressing)
3-9
3-6
Type 4 Transmit DMA Descriptor (32-bit Addressing only)
3-10
3-7
Transmit Completion Queue Entry Type = DMA Complete Entry
3-10
3-8
Transmit Completion Queue Entry Type = Transmit Complete Entry
3-11
4-1
Power Management States
4-8
4-2
Target Response to PCI Commands
4-10
4-3
Address Phase CBE[3:0] Values
4-13
5-1
Status/Control Register
5-3
5-2
Instruction Formats
5-6
6-1
PCI Configuration Header Registers Summary
6-1
6-2
AIC-6915 Functional Registers Summary
6-2
6-3
AIC-6915 Additional PCI Registers Summary
6-4
6-4
AIC-6915 Additional Ethernet Registers Summary
6-4
7-1
Shade Legends
7-1
7-2
AIC-6915 PCI Address Space
7-2
7-3
PCI Vendor ID Register
7-5
7-4
PCI Device ID Register
7-5
7-5
PCI Command Register
7-6
7-6
PCI Status Register
7-7
7-7
Device Revision ID Register
7-9
7-8
Program Interface Register
7-9
7-9
Subclass Register
7-9