Adaptec 1737100 Programmer Manual - Page 166

The Receive and Transmit DMA operations must

Get Adaptec 1737100 - 62044 SGL ENET PCI 4CH PDF manuals and user guides
UPC - 760884136362
View all Adaptec 1737100 manuals
Add to My Manuals
Save this manual to your list of manuals

Page 166 highlights

AIC-6915 Ethernet LAN Controller Programmer's Manual // Other fields in MacConfig1 may remain at the default value AIC6915_WRITE_REG(Adapter->RegisterBaseVa->MacConfig1, MacConfig1Value); // Read MacConfig1 again AIC6915_READ_REG(MacConfig1, MacConfig1Value); // Now do a soft reset to the MAC, separately from the programming step MacConfig1Value.MacSoftRst = 1; AIC6915_WRITE_REG(MacConfig1, MacConfig1Value); // Read it again AIC6915_READ_REG(MacConfig1, &MacConfig1Value); // Clear MAC reset bit MacConfig1Value.MacSoftRst = 0; AIC6915_WRITE_REG(MacConfig1, MacConfig1Value); // Initialize Bus Access Control // Read current value AIC6915_READ_REG(Adapter->RegisterBaseVa->BacControl, &BacControlValue); BacControlValue.PreferRxDmaReq = 1; // RX DMA has priority // All other fields may remain at the default value. AIC6915_WRITE_REG(Adapter->RegisterBaseVa->BacControl, BacControlValue); // Clear all interrupts that are cleared on read. Other interrupts must be // cleared at the source. AIC6915_READ_REG(Adapter->RegisterBaseVa->InterruptStatus, &InterruptStatusValue); // Receive Initialization (see example below) : // Transmit Initialization (see example below) // After all other pertinent AIC-6915 registers have been initialized, the // controller must be enabled. The Receive and Transmit DMA operations must // be enabled, as well as the Receive and Transmit engines. These bits are all // contained in the GeneralEthernetCtrl register. GeneralEthernetCtrlValue = 0; GeneralEthernetCtrlValue.RxDmaEn = 1; // enable RX DMA GeneralEthernetCtrlValue.RxEn = 1; // enable receiver GeneralEthernetCtrlValue.TxDmaEn = 1; // enable TX DMA GeneralEthernetCtrlValue.TxEn = 1; // enable transmitter AIC6915_WRITE_REG(Adapter->RegisterBaseVa->GeneralEthernetCtrl, GeneralEthernetCtrlValue); // Enable the interrupts now AIC6915_WRITE_REG(Adapter->RegisterBaseVa->InterruptEn, InterruptEnValue); 8-6

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
8-6
AIC-6915 Ethernet LAN Controller Programmer’s Manual
// Other fields in MacConfig1 may remain at the default value
AIC6915_WRITE_REG(Adapter->RegisterBaseVa->MacConfig1, MacConfig1Value);
// Read MacConfig1 again
AIC6915_READ_REG(MacConfig1, MacConfig1Value);
// Now do a soft reset to the MAC, separately from the programming step
MacConfig1Value.MacSoftRst = 1;
AIC6915_WRITE_REG(MacConfig1, MacConfig1Value);
// Read it again
AIC6915_READ_REG(MacConfig1, &MacConfig1Value);
// Clear MAC reset bit
MacConfig1Value.MacSoftRst = 0;
AIC6915_WRITE_REG(MacConfig1, MacConfig1Value);
// Initialize Bus Access Control
// Read current value
AIC6915_READ_REG(Adapter->RegisterBaseVa->BacControl, &BacControlValue);
BacControlValue.PreferRxDmaReq = 1;
// RX DMA has priority
// All other fields may remain at the default value.
AIC6915_WRITE_REG(Adapter->RegisterBaseVa->BacControl, BacControlValue);
// Clear all interrupts that are cleared on read.
Other interrupts must be
// cleared at the source.
AIC6915_READ_REG(Adapter->RegisterBaseVa->InterruptStatus,
&InterruptStatusValue);
// Receive Initialization (see example below)
:
// Transmit Initialization (see example below)
// After all other pertinent AIC-6915 registers have been initialized, the
// controller must be enabled.
The Receive and Transmit DMA operations must
// be enabled, as well as the Receive and Transmit engines. These bits are all
// contained in the GeneralEthernetCtrl register.
GeneralEthernetCtrlValue = 0;
GeneralEthernetCtrlValue.RxDmaEn = 1;
// enable RX DMA
GeneralEthernetCtrlValue.RxEn = 1;
// enable receiver
GeneralEthernetCtrlValue.TxDmaEn = 1;
// enable TX DMA
GeneralEthernetCtrlValue.TxEn = 1;
// enable transmitter
AIC6915_WRITE_REG(Adapter->RegisterBaseVa->GeneralEthernetCtrl,
GeneralEthernetCtrlValue);
// Enable the interrupts now
AIC6915_WRITE_REG(Adapter->RegisterBaseVa->InterruptEn, InterruptEnValue);