Adaptec 1737100 Programmer Manual - Page 139

Byte Address: 0138h - 013Bh

Page 139 highlights

Register Descriptions FunctionEventMask Register Type: R/W Internal Registers Subgroup: PCI Functional Registers Byte Address: 0134h - 0137h Controls which events cause a status change interrupt. Only bit 15 is implemented, all other bits are zero. Bit(s) 31:16 15 14:5 4 3:2 1 0 rw r r/w* r r r r r Table 7-84. FunctionEventMask Register Reset Value Description/Function 0 Reserved: Always reads 0. 0 Intr: Interrupt Mask. If set, and bit 15 (INTR) of the FUNCTIONEVENT register is set, an interrupt is generated. 0 Reserved: Always reads 0. 0 GWake: Always reads 0. 0 BVD[2:1]: Always reads 0. 0 Ready: Always reads 0. 0 WP: Always reads 0. FunctionPresentState Register Type: R Internal Registers Subgroup: PCI Functional Registers Byte Address: 0138h - 013Bh Reports the present state of various functions only the interrupt function (bit 15) can change state. Bit 15 is the only bit implemented. Table 7-85. FunctionPresentState Register Reset Bit(s) rw Value Description/Function 31:16 r 15 r 0 Reserved: Always reads 0. 0 Intr: Set to 1 if an interrupt is generated from somewhere in the chip other than the FORCEFUNCTION register. 14:5 r 4 r 0 Reserved: Always reads 0. 0 GWake: Always 0. The AIC-6915 does not support wakeup on CardBus as it requires an external power source. 2:3 r 1 r 3 BVD[2:1]: Always 0 x 3 (11b). The card containing the AIC-6915 is not expected to have batteries, so the battery is considered "operational". 1 Ready: Always set. The AIC-6915 always indicates it is ready. 0 r 0 WP: Always cleared. Write protect is not supported. 7-67

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

7-67
Register Descriptions
FunctionEventMask Register
Type: R/W
Internal Registers Subgroup: PCI Functional Registers
Byte Address: 0134h - 0137h
Controls which events cause a status change interrupt. Only bit 15 is implemented,
all other bits are zero.
FunctionPresentState Register
Type: R
Internal Registers Subgroup: PCI Functional Registers
Byte Address: 0138h - 013Bh
Reports the present state of various functions only the interrupt function (bit 15) can
change state. Bit 15 is the only bit implemented.
Table 7-84. FunctionEventMask Register
Bit(s)
rw
Reset
Value
Description/Function
31:16
r
0
Reserved:
Always reads 0.
15
r/w*
0
Intr:
Interrupt Mask. If set, and bit 15 (
I
NTR
) of the
F
UNCTION
E
VENT
register is set, an interrupt is generated.
14:5
r
0
Reserved:
Always reads 0.
4
r
0
GWake:
Always reads 0.
3:2
r
0
BVD[2:1]:
Always reads 0.
1
r
0
Ready:
Always reads 0.
0
r
0
WP:
Always reads 0.
Table 7-85. FunctionPresentState Register
Bit(s)
rw
Reset
Value
Description/Function
31:16
r
0
Reserved:
Always reads 0.
15
r
0
Intr:
Set to 1 if an interrupt is generated from somewhere in the chip
other than the
F
ORCE
F
UNCTION
register.
14:5
r
0
Reserved:
Always reads 0.
4
r
0
GWake:
Always 0. The AIC-6915 does not support wakeup on
CardBus as it requires an external power source.
2:3
r
3
BVD[2:1]:
Always 0 x 3 (11b). The card containing the AIC-6915 is
not expected to have batteries, so the battery is considered
“operational”.
1
r
1
Ready:
Always set. The AIC-6915 always indicates it is ready.
0
r
0
WP:
Always cleared. Write protect is not supported.