Adaptec 1737100 Programmer Manual - Page 115

Completion Queue Registers

Page 115 highlights

Register Descriptions Completion Queue Registers Note: All completion queues have a fixed size of 1KByte entries. CompletionQueueHighAddr Register Type: R/W Internal Registers Subgroup: Ethernet Functional Registers Byte Address: B4h - B7h Table 7-55. CompQueueHighAddress Register Reset Bit(s) rw Value Description/Function 31:0 r/w x CompQueueHighAddr[31:0]: Upper 32-bits of address of all the completion queues. TxCompletionQueueCtrl Type: R/W Internal Registers Subgroup: Ethernet Functional Registers Byte Address: B8 - BBh Table 7-56. TxCompletionQueueCtrl Register Reset Bit(s) rw Value Description/Function 31:8 r/w 7 r/w x TxCompletionBaseAddress[31:8]: This field contains the starting address of the queue in host memory. It is written by the host driver during initialization and read by the AIC-6915. The amount of host memory allocated for the completion queue is either 4-KBytes, 8KBytes, or 16-KBytes (programmable by bits 5:4, RXCOMPLETIONQ1TYPE). The start address must be aligned to a 256byte boundary. The total number of completion descriptor entries in the queue is fixed at 1024. 0 TxCompletion64bitAddress: This bit indicates if the transmit Completion Queue is located in 64-bit address space, If so, the AIC-6915 PCI Master must use 64-bit addressing mode to access the queue. 6 r/w 0 TxCompletionProducerWe: When this bit is set, the software driver is able to write the transmit completion queue producer index. Otherwise, writes to the index are disabled. When the bit is cleared the queue is disabled and the AIC-6915 cannot add entries to the queue. 5 r/w 0 TxCompletionSize: When this bit is set, each transmit completion descriptor size is 8-bytes, which makes the entire completion queue 8-KBytes. When cleared, each transmit completion descriptor size is 4-bytes, which makes the entire completion queue 4-KBytes. 7-43

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190

7-43
Register Descriptions
Completion Queue Registers
Note:
All completion queues have a fixed size of 1KByte entries.
CompletionQueueHighAddr Register
Type: R/W
Internal Registers Subgroup: Ethernet Functional Registers
Byte Address:
B4h - B7h
TxCompletionQueueCtrl
Type: R/W
Internal Registers Subgroup: Ethernet Functional Registers
Byte Address:
B8 - BBh
Table 7-55. CompQueueHighAddress Register
Bit(s)
rw
Reset
Value
Description/Function
31:0
r/w
x
CompQueueHighAddr[31:0]:
Upper 32-bits of address of all the
completion queues.
Table 7-56. TxCompletionQueueCtrl Register
Bit(s)
rw
Reset
Value
Description/Function
31:8
r/w
x
TxCompletionBaseAddress[31:8]:
This field contains the starting
address of the queue in host memory. It is written by the host driver
during initialization and read by the AIC-6915. The amount of host
memory allocated for the completion queue is either 4-KBytes, 8-
KBytes, or 16-KBytes (programmable by bits 5:4,
R
X
C
OMPLETION
Q1T
YPE
). The start address must be aligned to a 256-
byte boundary. The total number of completion descriptor entries in
the queue is fixed at 1024.
7
r/w
0
TxCompletion64bitAddress:
This bit indicates if the transmit
Completion Queue is located in 64-bit address space, If so, the
AIC-6915 PCI Master must use 64-bit addressing mode to access the
queue.
6
r/w
0
TxCompletionProducerWe:
When this bit is set, the software driver
is able to write the transmit completion queue producer index.
Otherwise, writes to the index are disabled. When the bit is cleared
the queue is disabled and the AIC-6915 cannot add entries to the
queue.
5
r/w
0
TxCompletionSize:
When this bit is set, each transmit completion
descriptor size is 8-bytes, which makes the entire completion queue
8-KBytes. When cleared, each transmit completion descriptor size is
4-bytes, which makes the entire completion queue 4-KBytes.