Intel S2600GZ S2600GZ/GL - Page 237

CATERR, P0 MSID Mismatch, CPU Missing, P1 MSID Mismatch, P1 VRD Hot, P2 VRD Hot

Page 237 highlights

Appendix B: Integrated BMC Sensor Tables Intel® Server Board S2600GZ/GL TPS Full Sensor Name (Sensor name in SDR) Sensor # Processor 1 ERR2 Timeout 7Ch (P1 ERR2) Processor 2 ERR2 Timeout 7Dh (P2 ERR2) Catastrophic Error 80h (CATERR) Processor0 MSID Mismatch 81h (P0 MSID Mismatch) Processor Population Fault 82h (CPU Missing) Processor1 MSID Mismatch 87h (P1 MSID Mismatch) Processor 1 VRD Temperature 90h (P1 VRD Hot) Processor 2 VRD Temperature 91h (P2 VRD Hot) Processor 1 Memory VRD Hot 0-1 94h (P1 Mem01 VRD Hot) Processor 1 Memory VRD Hot 2-3 95h (P1 Mem23 VRD Hot) Platform Applicability All All All All All All All All All All Sensor Type Event/Readi Event Offset Triggers ng Type Processor 07h Processor 07h Processor 07h Processor 07h Processor 07h Processor 07h Temperature 01h Temperature 01h Temperature 01h Temperature 01h Digital Discrete 03h Digital Discrete 03h Digital Discrete 03h Digital Discrete 03h Digital Discrete 03h Digital Discrete 03h Digital Discrete 05h Digital Discrete 05h Digital Discrete 05h Digital Discrete 05h 01 - State Asserted 01 - State Asserted 01 - State Asserted 01 - State Asserted 01 - State Asserted 01 - State Asserted 01 - Limit exceeded 01 - Limit exceeded 01 - Limit exceeded 01 - Limit exceeded Contrib. To System Status fatal fatal fatal fatal Fatal fatal Non-fatal Non-fatal Non-fatal Non-fatal Assert/ De- assert As and De Readable Value/Of fsets - As and - De As and - De As and - De As and - De As and - De As and - De As and - De As and - De As and - De Event Data Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Trig Offset Rearm A A M M M M M M A A Standby 224 Revision 1.1 Intel order number G24881-004

  • 1
  • 2
  • 3
  • 4
  • 5
  • 6
  • 7
  • 8
  • 9
  • 10
  • 11
  • 12
  • 13
  • 14
  • 15
  • 16
  • 17
  • 18
  • 19
  • 20
  • 21
  • 22
  • 23
  • 24
  • 25
  • 26
  • 27
  • 28
  • 29
  • 30
  • 31
  • 32
  • 33
  • 34
  • 35
  • 36
  • 37
  • 38
  • 39
  • 40
  • 41
  • 42
  • 43
  • 44
  • 45
  • 46
  • 47
  • 48
  • 49
  • 50
  • 51
  • 52
  • 53
  • 54
  • 55
  • 56
  • 57
  • 58
  • 59
  • 60
  • 61
  • 62
  • 63
  • 64
  • 65
  • 66
  • 67
  • 68
  • 69
  • 70
  • 71
  • 72
  • 73
  • 74
  • 75
  • 76
  • 77
  • 78
  • 79
  • 80
  • 81
  • 82
  • 83
  • 84
  • 85
  • 86
  • 87
  • 88
  • 89
  • 90
  • 91
  • 92
  • 93
  • 94
  • 95
  • 96
  • 97
  • 98
  • 99
  • 100
  • 101
  • 102
  • 103
  • 104
  • 105
  • 106
  • 107
  • 108
  • 109
  • 110
  • 111
  • 112
  • 113
  • 114
  • 115
  • 116
  • 117
  • 118
  • 119
  • 120
  • 121
  • 122
  • 123
  • 124
  • 125
  • 126
  • 127
  • 128
  • 129
  • 130
  • 131
  • 132
  • 133
  • 134
  • 135
  • 136
  • 137
  • 138
  • 139
  • 140
  • 141
  • 142
  • 143
  • 144
  • 145
  • 146
  • 147
  • 148
  • 149
  • 150
  • 151
  • 152
  • 153
  • 154
  • 155
  • 156
  • 157
  • 158
  • 159
  • 160
  • 161
  • 162
  • 163
  • 164
  • 165
  • 166
  • 167
  • 168
  • 169
  • 170
  • 171
  • 172
  • 173
  • 174
  • 175
  • 176
  • 177
  • 178
  • 179
  • 180
  • 181
  • 182
  • 183
  • 184
  • 185
  • 186
  • 187
  • 188
  • 189
  • 190
  • 191
  • 192
  • 193
  • 194
  • 195
  • 196
  • 197
  • 198
  • 199
  • 200
  • 201
  • 202
  • 203
  • 204
  • 205
  • 206
  • 207
  • 208
  • 209
  • 210
  • 211
  • 212
  • 213
  • 214
  • 215
  • 216
  • 217
  • 218
  • 219
  • 220
  • 221
  • 222
  • 223
  • 224
  • 225
  • 226
  • 227
  • 228
  • 229
  • 230
  • 231
  • 232
  • 233
  • 234
  • 235
  • 236
  • 237
  • 238
  • 239
  • 240
  • 241
  • 242
  • 243
  • 244
  • 245
  • 246
  • 247
  • 248
  • 249
  • 250
  • 251
  • 252
  • 253
  • 254
  • 255
  • 256
  • 257
  • 258
  • 259
  • 260
  • 261
  • 262
  • 263
  • 264

Appendix B: Integrated BMC Sensor Tables
Intel® Server Board S2600GZ/GL TPS
Revision 1.1
Intel order number G24881-004
224
Full Sensor Name
(Sensor name in SDR)
Sensor
#
Platform
Applicability
Sensor Type
Event/Readi
ng Type
Event Offset Triggers
Contrib. To
System Status
Assert/
De-
assert
Readable
Value/Of
fsets
Event
Data
Rearm
Stand-
by
Processor 1 ERR2 Timeout
(P1 ERR2)
7Ch
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
fatal
As
and
De
Trig Offset
A
Processor 2 ERR2 Timeout
(P2 ERR2)
7Dh
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
fatal
As
and
De
Trig Offset
A
Catastrophic Error
(CATERR)
80h
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
fatal
As
and
De
Trig Offset
M
Processor0 MSID Mismatch
(P0 MSID Mismatch)
81h
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
fatal
As
and
De
Trig Offset
M
Processor Population Fault
(CPU Missing)
82h
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
Fatal
As
and
De
Trig Offset
M
Processor1 MSID Mismatch
(P1 MSID Mismatch)
87h
All
Processor
07h
Digital
Discrete
03h
01
State Asserted
fatal
As
and
De
Trig Offset
M
Processor 1 VRD
Temperature
(
P1 VRD Hot
)
90h
All
Temperature
01h
Digital
Discrete
05h
01 - Limit exceeded
Non-fatal
As
and
De
Trig Offset
M
Processor 2 VRD
Temperature
(
P2 VRD Hot
)
91h
All
Temperature
01h
Digital
Discrete
05h
01 - Limit exceeded
Non-fatal
As
and
De
Trig Offset
M
Processor 1 Memory VRD
Hot 0-1
(P1 Mem01 VRD Hot)
94h
All
Temperature
01h
Digital
Discrete
05h
01 - Limit exceeded
Non-fatal
As
and
De
Trig Offset
A
Processor 1 Memory VRD
Hot 2-3
(P1 Mem23 VRD Hot)
95h
All
Temperature
01h
Digital
Discrete
05h
01 - Limit exceeded
Non-fatal
As
and
De
Trig Offset
A