Intel S2600GZ S2600GZ/GL - Page 73
Messaging Interfaces
View all Intel S2600GZ manuals
Add to My Manuals
Save this manual to your list of manuals |
Page 73 highlights
Platform Management Functional Overview Intel® Server Board S2600GZ/GL TPS Throttling levels are changed dynamically to cap throttling based on memory and system thermal conditions as determined by the system and DIMM power and thermal parameters. The BMC's fan speed control functionality is linked to the memory throttling mechanism used. The following terminology is used for the various memory throttling options: Static Open Loop Thermal Throttling (Static-OLTT): OLTT control registers that are configured by BIOS MRC remain fixed after post. The system does not change any of the throttling control registers in the embedded memory controller during runtime. Static Closed Loop Thermal Throttling (Static-CLTT): CLTT control registers are configured by BIOS MRC during POST. The memory throttling is run as a closed-loop system with the DIMM temperature sensors as the control input. Otherwise, the system does not change any of the throttling control registers in the embedded memory controller during runtime. Dynamic Closed Loop Thermal Throttling (Dynamic-CLTT): CLTT control registers are configured by BIOS MRC during POST. The memory throttling is run as a closed-loop system with the DIMM temperature sensors as the control input. Adjustments are made to the throttling during runtime based on changes in system cooling (fan speed). Both Static and Dynamic CLTT modes implement a Hybrid Closed Loop Thermal Throttling mechanism whereby the Integrated Memory Controller estimates the DRAM temperature in between actual reads of the memory thermal sensors. 6.10 Messaging Interfaces The BMC supports the following communications interfaces: Host SMS interface by means of low pin count (LPC)/keyboard controller style (KCS) interface Host SMM interface by means of low pin count (LPC)/keyboard controller style (KCS) interface Intelligent Platform Management Bus (IPMB) I2C interface LAN interface using the IPMI-over-LAN protocols Every messaging interface is assigned an IPMI channel ID by IPMI 2.0. The following tables shows the standard channel assignments. Table 17. Mesaaging Interfaces Channel ID Interface Supports Sessions 60 Revision 1.1 Intel order number G24881-004